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Abstract 
In the aspects of microprocessor system diagnosis, temporal reasoning of a sequence of 
causally-related events which occur at imprecisely known time instants is an important issue. 
By combining the conventional change-based and time-based approaches of temporal logic, 
the concept of time range has been proposed to capture the important notion of timing 
imprecision in event occurrence. In addition, various techniques for time referencing, the 
time range constraint satisfaction and propagation have also been developed. 
However, there is a shortcoming for the knowledge representation scheme, that is, the 
time range approach. The possibility measure which is embedded implicitly within a time 
range is not quantified. In order to overcome this limitation, another knowledge 
representation scheme, the fuzzy time point model (ftp), was proposed. This scheme 
explicitly quantify the possibility measurement within the time ranges. Hence, this 
possibility model contributes enhancement on the diagnostic capability of the existing time 
range approach for temporal reasoning. 
Moreover, an enhancement on the existing time range approach has been proposed. It is 
because, for some microprocessors, the minimum/maximum value of a timing parameter 
may not be a constant but instead, may depend on another timing parameter. In this case, it 
implies there are two levels of uncertainty. As the current time range approach is only able to 
capture the first level of uncertainty, it becomes unable to handle this situation thoroughly. In 
order to overcome this shortcoming, an enhanced time range approach called Segmented 
time range approach” is proposed. The basis of the approach is to divide a time range into 
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segments so as to capture both levels of uncertainty. With these modifications, there is an 
enhancement on the diagnostic capability in handling situations where two levels of 
uncertainty exist. 
Furthermore, we have applied the existing time range approach to a new problem area 
as a study. In modern microprocessors, there exists a new type ofbus cycle called burstcycle 
which does not appear in those older microprocessors. It is worth to apply the previously 
developed time range approach in this new and modern problem as a study. Hence, the 
Pentium-SRAM interface is chosen as our new problem domain. For this new problem 
domain, we have discussed both the diagnosis ofburst read cycle and burst write cycle. Also, 
in the study of each type of bus cycle, both kinds of SRAM solutions for the Pentium's L2 
cache, namely, Asynchronous SRAM solution and Synchronous SRAM solution have been 
discussed in detail. 
Finally, we have also shown some of the new characteristics, or capabilities, of our new 
knowledge-based system which are absent in the existing system. Some of these 
characteristics are for the purpose of fitting our new problem domain while some of them 
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In the aspects of microprocessor system diagnosis, temporal reasoning of a sequence of 
causally-related events which occur at imprecisely known time instants is an important issue. 
By combining the conventional change-based [7] and time-based [8] approaches oftemporal 
logic, the concept of time range has been proposed [4，5] to capture the important notion of 
timing imprecision in event occurrence OMote that a time range collapses into a time point in 
the case when the occurrence time of an event is certain). In addition, various techniques for 
time referencing, the time range constraint satisfaction and propagation have also been 
developed. Furthermore, the powerful and effective reasoning mechanisms, the backward 
and forward reasoning mechanisms have been adopted in the diagnostic reasoning 
procedure. All of these together contribute to the performing of effective temporal reasoning. 
However, there is a shortcoming for the knowledge representation scheme, that is, the 
time range approach. The possibility measure which is embedded implicitly within a time 
range is not quantified. In order to overcome this limitation, another knowledge 
representation scheme, the fuzzy time point model (ftp), was proposed [1]. This scheme 
explicitly quantify the possibility measurement within the time ranges. Hence, this 
possibility model contributes enhancement on the diagnostic capability of the existing time 
range approach for temporal reasoning. 
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Based on one of the above two knowledge representation schemes, the time range 
approach, we have investigate the possibility of developing enhancement or extension forit 
so as to further enhance its diagnostic capability. Moreover, we have applied the existing 
time range approach to the new problem (i.e. the burst read/write cycles) that exists in our 
new domain (i.e. the Pentium Processor) as a study. Also, we have developed new 
characteristics, or capabilities, for our new knowledge-based system which are absent in the 
existing system in order to fit our new problem domain and enhance the diagnostic capability 
of the existing system. 
Chapter 2 presents the background of our problem field. 
Chapter 3 describes the stuff of the previous developed work, namely, the previous 
problem domain, knowledge-based system architecture, diagnostic reasoning, the time range 
approach and the fuzzy time point approach. 
In chapter 4, an enhancement on the existing time range approach is proposed and 
discussed. 
Chapter 5 describes our new problem domain, that is, the Pentium-SRAM interfacing 
problem. This chapter also includes the description of our new knowledge-based system. 
Chapter 6 discusses the diagnosis ofburst read cycle. Both kinds of SRAM solutions 
for the Pentium's L2 cache, namely, Asynchronous SRAM solution and Synchronous SRAM 
solution are discussed in detail. 
Chapter 7 discusses the diagnosis ofburst write cycle. Also, both the cases of 
Asynchronous SRAM solution and Synchronous SRAM solution are discussed in detail. 





2.1 Temporal Theories 
1 “In the domain of microprocessor systems diagnosis, the representation of temporal 
information is a very important issue. As temporal values are essential in the process of 
diagnostic reasoning for such systems, a general time point representation is desired for the 
determination of event occurrence as well as temporal constraint violation. Various 
representation schemes have been proposed from temporal values and concepts. The two 
major classes of formalism are called the McDermott formalism and the Allen formalism 
[23, 24]. In McDermott formalism [25], the primitive temporal objects are the time points. A 
time interval is represented by the two end points of the interval. The building blocks of the 
temporal concepts are divided into facts and events types. In Allen formalism [7], the 
primitive temporal objects are the intervals. Allen classified the temporal elements into 
properties that hold true over a time interval, events that occur over a time interval, and 
processes that are occurring over a time interval. According to Shoham [23] and Ma [26], 
however, there are weaknesses in both of these formalism. To overcome these weaknesses, 
Shoham proposed a compromised logical representation that requires the primitive time 
1 The content of this chapter is reference from the Master Thesis of S. M. Yuen [22] 
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elements to be time points. This proposed scheme bears a strong resemblance to 
McDermott^ representation, as time point is more concise and intuitive than intervals. 
For microprocessor systems diagnosis, we have chosen Shoham，s scheme as the basis 
ofthe temporal representation framework. The time point in that scheme is further expanded 
to incorporate a time range and a fuzzy time point representation, respectively, for imprecise 
event occurrence. This temporal framework is domain independent and may be applied to 
other domains dealing with temporal concepts. 
2.2 Related Works 
Although there has not been much reported work related to microprocessor systems 
diagnosis, researchers are getting increasing interest in this domain. In this section, we will 
look into some of the related works in this area. 
2.2.1 Consistency and Satisfiability of Timing Specifications 
Brzozowski et al. have developed a microprocessor systems diagnostic tool with a numerical 
approach [27]. The numerical model is based on the waveform timing specification of the 
system components. It verifies that the timing information contained in a waveform is 
consistent, and that the produced timings of one component satisfy the required timings of 
another component. A numerical model based on the timing information conveyed by the 
waveform convention has been constructed. All the timing specification are converted into 
linear inequalities. The consistency and satisfiability are formulated as linear programming 
problems in terms of the constraints represented by these inequalities. Unfortunately, 
optimization using the simplex algorithm, as pointed out byBrzozowski, has an exponential 
worst-case complexity. Due to the restricted nature of the problem domain, instead of using 
the general-purpose polynominally bounded linear programming algorithms, Brzozowski 
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suggested a method for much faster optimizations. He made an analogy between the domain 
problem and the shortest path problem. The timing constraints are mapped into the distances 
between cities. Hence, various convenient methods for computing shortest paths can be 
adopted from the problem of design verification. However, these methods are only 
applicable to the waveform specifications that can be formulated as conjunction of linear 
inequalities, which is not the cases when the timing of an output event depends on several 
inputs. For example, consider the MC68000 CPU-memory read cycle. The timing of valid 
output data depends on both the address and the output-enable signals and cannot be 
formulated solely as a conjunction of inequalities. This severely restricts the scope of 
applications. On the top of that, the explanatory capability is also missing, which would 
otherwise be obtainable by other approaches. 
2.2.2 Symbolic Constraint Satisfaction 
Another related work is V. Li's development of an intelligent tutoring system for 
microprocessor systems design [28]. The system adopted the approach of symbolic 
constraint satisfaction and was implemented in Prolog. During the verification of a design, 
the system determines if any timing constraint imposed by the system component 
specifications is violated. Li proposed a set of knowledge representation frameworks to 
represent the domain knowledge. In particular, a general temporal representation scheme was 
developed to facilitate temporal concept deductions and explanation capabilities vital in an 
intelligent tutoring system. The proposed scheme is capable to capture the notion of 
microprocessor system events as well as to construct an explanation of the temporal 
relations. However, the system only determines if constraint violation exists. The occurrence 
time of a particular event is not explicitly derived. Moreover, the handling of the uncertainty 
information regarding to the microprocessor system event occurrence time is not covered. 
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Most important, the temporal reasoning mechanisms provided in Li，s scheme did not 
consider an important issue in the domain: constraint compatibility. 
In our work, we have developed the temporal constraint reasoning mechanisms for the 
domain based on Li's time range representation to perform worst case timing analysis for 
microprocessor systems. In addition, we extended the time range into the fuzzy time point in 
order to quantify the temporal uncertainty information in our domain, and developed a 
reasoning mechanism to handle the constraint compatibility problem. With the knowledge-
based approach, our system works well with both the read and write cycles of a 
microprocessor, and provides a detailed description in the reasoning process. These solve the 
problems arisen in Brzozowski，s numerical approach. ” 
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Chapter 3 
Previous Developed Work 
3.1 Previous Problem Domain 
2 “The previous problem domain is the MC68000 CPU-memory interface problem. This 
problem is chosen because the communications or interactions between the microprocessor 
and the memory of a microprocessor system are extremely practical and frequently 
demanded. In order to simplify the knowledge base, previous interest were focused on the 
MC68000 read cycle. The aim is to determine if any timing constraints of the CPU, the 
RAMs, or any other logical devices have been violated in a microprocessor system 
configuration. 
3.1.1 Basics of MC68000 Read Cycle 
Assume that a RAM which is fast enough to avoid the insertion of wait states is being used. 
A basic MC68000 read cycle [16, 17] is typically executed in four clock cycles, defined by 
the eight clock states So to S7 as in Figure 3.1. The cycle period of the system clock istcyc. 
The system clock is used to provide a precise timing reference for many causal events 
scheduled to happen. 
2 The content of this chapter is reference from the Master Thesis of S. M. Yuen [22] 
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During a read cycle, the MC68000 microprocessor first initiates a sequence of event 
changes in some of its output signal lines. These output signals activate the RAM chips, 
which are connected to the microprocessor, to output valid data and a feedback signal to the 
MC68000. Acknowledged by this feedback signal, the MC68000 goes through another 
sequence of event changes to read in the valid data from the RAM and complete the read 
cycle. With the timing parameters of the MC68000, the RAM, and the other logical devices, 
various constraints are put on the occurrence of most events in a read cycle. Hence, an 
intrinsic problem of time imprecision in temporal reasoning is created. 
CLK SO S1 S2 S3 S4 S5 S6 S7 
Al-A23 � � � ~ 
- \ / ^ 
DS \ / ^ 
CS/OE \ ^ I 
DO-D15 � � 
Figure 3.1: A simplified MC68000 Read-cycle Timing Diagram 
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3.2 Knowledge-based System Structure 
Our knowledge-based diagnostic system is a deep-level model which consists of two sets of 
rules, the reasoning control rules and the component specification rules. The reasoning 
control rules, which forms a domain independent temporal reasoning toolbox, perform 
constraint propagation and satisfaction, reference determination, uncertainty handling, and 
other reasoning control mechanisms. The set of component specification rules consists of a 
number of component modules. Each of these component modules contains the rules which 
encode the knowledge of the functional specification of a specific component. This kind of 
modularity provides the flexibility for diagnosis of different microprocessor system 
configurations, by importing the necessary component modules. 
The rules within a component module can be further divided into two subsets, the 
expert's heuristic rules and the timing rules. The expert's heuristic rules break a goal down 
into subgoals and trace the desired event sequence out. These high level rules relate the 
relevant component timing parameters to each other. The timing rules encode the knowledge 
of the component functional specification. Each timing parameter of a component is encoded 
into a timing rule. 
In addition to the rule base, the knowledge of the verifying design is also imported into 






User Control Rules Design 
M——^  
Interface 
Component Specification Rules 
Component Module 1 
Heuristic Rules  
Timing Rules 
Figure 3.2: Knowledge-based System Architecture 
3.3 Diagnostic Reasoning Mechanisms 
The diagnostic reasoning mechanism has two stages. The first stage is to determine the 
complete occurring event sequence to achieve the top level goal. The second stage is to 
accumulate the occurrence time of each event in the event sequence to determine the 
occurrence time of the top level goal with respect to a reference event, which is always 
purposely chosen as a clock event, a well-defined reference. 
During the first stage, by the technique of divide-and-conquer, the heuristic rules break 
down a goal into sub-goals in the subsequent lower levels, until all the sub-goals can be 
solved by the timing rules. The backward reasoning manner is adopted. The members in the 
sequence of occurring events to complete the top level goal are traced out one by one, 
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starting from the last member in the sequence back to the initial event, which is the reference 
event. 
The forward reasoning mechanism is then proceeded in the second stage to accumulate 
and determine the occurrence time range of the top-level goal with respect to the reference 
event. Starting from the event immediately after the reference event, the time range between 
every two consecutive events is accumulated until the last event in the occurring events 
sequence is reached. 
3.4 Time Range Approach 
3.4.1 Time Range Representation 
In microprocessor system diagnosis and design, temporal reasoning [18] of event changes 
occurring at imprecisely known time instants is an important issue. The concept of time 
range [4, 5, 19], which combines the change-based [7] and time-based [8] approaches of 
temporal logic, is proposed as a new time structure to capture the notion of time imprecision 
in event occurrence. In the case that the occurrence time of an event is to be stated, if T is a 
time range representation, the occurrence time is stated as T from a reference event as in 
Figure 3.3. 
Reference 
Time Range T 
^ Time 
min max 
Figure 3.3: Time Range Representation 
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Consider an intrinsic problem of time imprecision. The occurrence ofthe event (E) "AS 
becomes asserted" is causally related to three other events: 
(Ei) clock state S2 changes from low to high 
(E2) clock state SO changes from high to low 
(E3) address bus becomes valid 
The MC68000 user's manual specifies that E will occur not earlier thantCHSL(min) and not 
later than tCHSL(max) after Ei, and E will also occur not later than tAVSL(max) after E3, 
where E3 cannot occur earlier than tCLAV(min) after E2. It is apparent that we never know 
exactly when the event E will occur. To capture such time imprecision in event occurrence, it 
is natural to use a time range representation. 
For example, consider the temporal relationship between E and Ei. The occurrence 
time of the event E is expressed as a time range of [tCHSL(min), tCHSL(max)], where Ei is 
the reference event. 
3.4.2 Constraint Satisfaction of Time Ranges 
For many practical cases, the occurrence of an event E can be constrained simultaneously by 
more than one time range. Consider the intrinsic problem of time imprecision again. 
According to the tCHSL parameter, i fEl occurs at the time instant tl, then E must occur at 
an instant within the time range 
R1 - [tCHSL(min), tCHSL(max)] with respect to tl (3.1) 
Similarly, according to the parameters tCLAV and tAVSL, if E2 occurs at t2, then E3 and E 
must occur in the time range 
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R2 = [tCLAV(min), ] with respect to t2 (3.2) 
To satisfy all the constraints due to El, E2 and E3, E must occur simultaneously in R1 and 
R2. I f R l and R2 do not overlap each other, then E will violate either of the two constraints 
and the operation fails. Otherwise, the resulting time range from E to occur can be derived 
by the techniques of constraint satisfaction of time ranges. In general, the resulting time 
range for E is R, which is the intersection ofRl and R2. R is given by R = [Rmin, Rmax] where 
Rmin —二 maxmin{Rl and R2} 
=max{min{Rl),min{R2}} (3.3) 
Rmax 二 minmax{Rl, R2} 
=min{max{Rl}, max{R2}} (3.4) 
3.4.3 Constraint Propagation of Time Ranges 
The concept of constraint satisfaction is important to resolve conflicts among multiple time 
ranges related to the occurrence of a single event. However, a single event change is useless 
unless it can propagate and trigger the occurrence of other events. Assume E�and Ey are two 
consecutive events in series involved in a microprocessor system operation where Ey is the 
succeeding event of Ex. If Ex and Ey occur in the time ranges 
Rx = [Rx-min, Rx-max] with rcspcct to a standard reference (3.5) 
Ry = [Ry-min, Ry-max] with rCSpCCt tO E^  (3.6) 
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and Ey must occur at least p but not more than q time units after Ex, then the time range for 
Ey can be derived as 
R ' y = [Ry-min, Ry-max] w i t h rCSpCCt tO E x 
=[Rx-min + P, Rx-max + q] with rcspcct to thc standard reference (3.7) 
3.5 Fuzzy Time Point Approach 
The quantification of possibility measure, which is implicitly embedded in the time range 
representation, is also an important issue related to our domain. The use of a probability 
model has been proposed [20] to quantify this possibility measure. To reduce the 
computational load, the fuzzy time point model [1, 21], which is simple and efficient in 
terms of computation, is proposed to quantify the possibility measure. We will discuss how 
this possibility model can be used to enhance the diagnostic and deductive capability of the 
existing time-range constraint models form temporal reasoning. This extension has been 
successfully embedded into the existing time range reasoning diagnosis system. Promising 
results in the quantification of possibility measures have been obtained. 
3.5.1 Fuzzy Time Point Models 
In microprocessor systems, microprocessor, random access memories, and various logical 
devices are the main system components. Although the component manufacturers provide 
relevant data sheets, the data sheets only give information on time ranges in terms of 
maximum and minimum specifications. Adequate component data to construct a proper 
uncertainty model from such systems, however, is unavailable. Actually, the exact timing for 
the occurrence of an event often has dependencies on many complicated and highly 
unpredictable factors, such as temperature and humidity. In other words, the exact 
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occurrence time of an event is never known, and it is very difficult to determine the 
likelihood of occurrence of an event at a specific time instance t within the time range R = 
[tmin, tmax], as givcH in thc coHiponent specification. However, it is reasonable to use the time-
range implication to define a fuzzy time point as a possibility model for an event. 
3.5.2 Definition of Fuzzy Time Points 
In time range reasoning, every timing parameter obtained from the component specification 
or timing quantity accumulated from timing parameters is represented as a time range 
representation R=[tmin , tmax]- The time range R only provides the interval of confidence. The 
levels of presumption of the instances within R is missing. For instance, the parameter 
tcyc=[125, 250] specifies that the MC68000 clock cycle must have a period of 125 to 250ns, 
as in Figure 3.4. The embedded possibility measure withintcyc=[125, 250] is not quantified. 
Assume that tcyc is a time point represented by a fuzzy number, and all the instances within R 
have equal possibility measures. Figure 3.4 then simply represents the definition of the fuzzy 
number tcyc, with membership function i^cyc defined as 
M-cyc — u (t - t m i n ) “ u (t - t m a x ) + S (t -tmax) 
where u is a step function and 6 is an impulse function. The purpose of the delta function in 
the equation is to show that the upper limit has a possibility measure of one. Hence, to 
capture the notion of time imprecision in event occurrence, the time range representation 
R=[tmin , tmax] for the occurrcnce of an event is simply replaced by the fuzzy time point 
representation ftp, associated with an appropriate membership function representing the 




Figure 3.4: Definition of the Timing Parameter tcyc 
An ftp is a time value that is represented by a fuzzy number. The degree of fozziness of 
an ftp depend on the width of the corresponding time range R=[tmin , W]- However, an ftp 
with a rectangular membership function as in Figure 3.4 does not mean more than a time 
range representation. A more meaningful membership function must be chosen to quantify 
the possibility measure appropriately. In Figure 3.5, an ftp has its membership function 
defined over the range R=[tmin , tmax]- The membership functio is chosen as a trapezoidal PI-
function. There are two reasons for the use of a trapezoidal function. The first reason is to 
reduce the biases due to the dependencies on the various complicated and unpredictable 
external factors which would alter the exact event occurrence times. The second reason is for 
simple and efficient computation. With the time range implication, several properties of the 
fuzzy time point model have been defined: 
1. There should exist a finite nonzero possibility within the range R=[tmin , t^ ax]-
2. The value of the possibility measure must be within 0 and 1. 
3. The possibility of occurrence is zero if the value of ftp is outside R. 
4. The most probable occurrence should happen at around (tmin + tmax)/2. 
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1 F ^ 1 
tMJN tMAX 
Figure 3.5: Trapezoidal PI-type Membership Function 
3.5.3 Constraint Propagation of Fuzzy Time Points 
Possibility measure propagation is desired because most events in a causal path are 
dependent. For a reference event or the first event in an event sequence, it is possible to unify 
the event occurrence time to a time instance. For other event which depend on this initiating 
event, however, their possibility measures should be affected by event causality, such as 
circuit connections or device behaviors. This dependency imposes complicated constraints 
on the propagation of the associated time range possibility measures. 
Consider the case for the propagation of possibility measures due to a device delay. 
Assume that the event Ea occurs within the time range Ra with respect to a well defined 
reference event Er. The possibility measure a^ is associated with Ra. Then the input event can 
be written as 
(Ea , Ra , M-a , Er) 
From the device specification, it is also realized that the output event Eb must occur within 
Rb after Ea, where i^b is the possibility measure associated with Rb. Similarly, the output 
event is written as 
(Eb , Rb , M-b , Ea) 
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To determine the occurrence time range ofEb with respect to the well defined reference Er， 
we may convert the time ranges into fuzzy time points as the first step. The input and output 
events become 
(Ea , ftpa , Er) and (Eb，ftpb , Ea) 
where ftpi is the representation that associates Ri and p,i together. 
As time ranges are replaced by fuzzy time points to quantify the embedded uncertainty, 
the techniques in fuzzy arithmetic are adopted to determine the propagated possibility 
measure. Fuzzy time points propagation can be achieved by fuzzy number addition, a simple 
and efficient method. According to the delay problem above, ftpa for Ea is defined over 
Ra [^ta-iower , ta-upper] with thc membcrship function p-a- Similarly, ftpb for Eb defined over 
Rb=[tb-iower , tb-upper] with b^- Thc accumulatcd time value ftp。，obtained through the 
propagation of ftpa and ftpb is simply (ftpb + ftpb). That is, Rc is derived according to the 
original time range propagation technique, whereas p,c is derived by using the fuzzy number 
addition formula: 
l^a+b(Z) = MAXz=x+y(MES[(^ ia(x), ^b(y))) (3.8) 
3.5.4 Constraint Satisfaction of Fuzzy Time Points 
Recall that the occurrence of an event E can be constrained simultaneously by more than one 
time range. Constraint satisfaction technique has been developed to handle this kind of 
situation in time range reasoning. To extend this technique to fuzzy time points satisfaction, 
the methodology to combine the possibility measures of these time range constraints into a 
single resulting measure is developed. This can be achieved by the MINf()j^ a, M-b) operation. 
Assume that the event E is constrained by two component parameters simultaneously. 
E must occur at ftpa after a reference event Er. At the same time, E must also occur at ftpb 
after Er. ]x^  and i^b are the membership functions of ftpa and ftpb, respectively. Let ftpc be the 18 
resulting occurrence time of E with respect toEr, and ^c be the membership function offtpc. 
Then ftpc can be derived simply by the AND(ftpa , ftpb) operation. Note that not only the 
AND operation does take the minimum of the membership functions, but also the 
intersection of the domains of the two ftps. The equivalence of the AND(ftpa, ftpb) operation 
is shown in Equations 3.9 to 3.11. 
i^e = MES[(^a,^b) (3.9) 
tmin = MAXMESf(Ra , Rfe) 
=MAX(ta-min,tb-min) (3.10) 
tmax = MmMAX(Ra，Rb) 
= Mrn(ta-max,tb-max) (3.11)” 
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Chapter 4 
The Proposed Segmented Time Range Approach 
4.1 Introduction 
As discussed before in chapter 3, by combining the conventional change-based [7] and time-
based [8] approaches of temporal logic, the concept of time range has been proposed [4, 5: 
to capture the important notion of timing imprecision in event occurrence. In addition, 
various techniques for time referencing, the time range constraint satisfaction and 
propagation have also been developed, with reference to MC68000 [9] read cycle problem. 
The central idea of the diagnostic method in the existing system is to perform constraint 
propagation and satisfaction on the time range representation (with constant minimum and 
maximum values) of the timing parameters. However, for some microprocessors (e.g. Intel，s 
8086/8088 Family), the minimum/maximum value of a timing parameter may not be a 
constant but instead, may depend on another timing parameter [6] (see also Table4.1). For 
convenience, let's call this kind of timing parameter as dependent timing parameter 0tp). 
In the case where dtp exists, it implies there are two levels of uncertainty. The first level is, 
as the occurrence time (a time point) of an event is uncertain, a time range with a minimum 
and a maximum value is used to represent the uncertainty. But now, even the 
minimum/maximum value itself is not certain (not a constant value), which leads to a second 
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8088 8088-2 
Symbol Parameter Min. Max. Min. Max. Units 
~~TCLCL~~CLK Cycle Period ^ 500 1 ^ 500~~ns 
~~TCLCH~~CLK Low Time HS 68 ns 
^TCHCL~~CLK High Time 69 44 iis 
^TCLAV~~Address Valid Delay T0 UO T0 60 ns 
~~TCLAX~~Address Hold Time l0 l0 ns 
~"TCLAZ * Address Float Delay TCLAX ^ TCLAX 50~~ns 
~"TLHLL * ALE Width TCLCH-20 TCLCH-10 ns 
~~TCLLH~~ALE Active Delay ^ ^ ns 
^TCHLL~~ALE Inactive Delay ^ 55 ns 
~~TLLAX * Address Hold Time to TCHCL-10 TCHCL-10 ns 
ALE Inactive 
TCLDV~~Data Valid Delay T0 UO T0 ^ ns 
~~TCHDX Data Hold Time l0 l0 ns 
^TWHDX* Data Hold Time After WR TCLCH-30 TCLCH-30 ns 
TCVCTV Control Active Delay 1 l0 HO l0 ~1^ ns 
"~TCHCTV Control Active Delay 2 l0 UO FO 60 ns 
^TCVCTX Control Inactive Delay l0 HO l0 70 ns 
~~TAZRL~~Address Float to READ 0 0 ns 
Active 
"~TCLRL~~RD Active Delay T0 1 ^ l0 m ~ ~ ^ s 
~~TCLRH~~RD Inactive Delay fO 1 ^ T0 W ns 
^ T R H A V * RD Inactive to Next TCLCL-45 TCLCL-40 ns 
Address Active 
~"TCLHAV HLDA Valid Delay fO m fO T^5~~^s 
~~TRLRH* RD Width 2TCLCL-75 2TCLCL-50 ^s 
~~TWLWH* WR Width 2TCLCL-60 2TCLCL-40 Ks 
^TAVAL * Address Valid to ALE Low TCLCH-60 TCLCH-40 m 
~~TOLOH~~Output Rise Time W ^ Hs 
~~TOHOL~~Output Fall Time U U Ks 
Table 4.1: Some Typical Timing Parameters of 8088 ( *，indicates that it is adtp) 
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level of uncertainty. As the current time range approach is only able to capture the first level 
of uncertainty, it becomes unable to handle the situation thoroughly whendtp exists. In order 
to overcome this shortcoming, an enhanced time range approach called ‘Segmented time 
range approach” is proposed. The basis of the approach is to divide a time range into 
segments so as to capture both levels of uncertainty resulted from dtp. Result shows that it 
can enhance the diagnostic capability over the existing time range approach in the current 
system. 
4.2 The Insufficiency of The Existing Time Range Approach 
The existing time range approach performs well in temporal reasoning on those timing 
parameters with constant minimum and maximum values [4, 5]. However, in the case where 
dtp exists (e.g. Intel，s 8086/8088 Family), the representation of the existing approach 
becomes insufficient. To illustrate this insufficiency, let，s take a look on how the existing 
time range approach represents the following dtp of 8088: 
Symbol Min. Max. 
TRHAV TCLCL _ 45 
TWLWH 2TCLCL - 60 
According to the existing time range model, each of the above timing parameters will be 
converted to a corresponding time range representation, which are as follows: 
TRHAV = [ (min. TCLCL) - 45 ] 
= [200 - 45 ] 
= [ 1 5 5 ] 
TWLWH = [ 2 * (min. TCLCL) - 60 ] 
- [2 * 200 - 60 ] 
= [400 - 60 ] 
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= [ 3 4 0 ] 
Here, we can clearly observe an essential limitation of the model: A time range can only be 
represented by two constants, namely, a minimum value and a maximum value. Hence, it 
can only handle a single level of uncertainty. Therefore, in the situation where dtp exists, the 
approach is forced to convert a variable or uncertain minimum (maximum) value to a 
constant absolute minimum (maximum) value (i.e. 155 for TRHAV and 340 for TWLWH in 
the above example). In other words, situation with two levels of uncertainty is forced to be 
represented by a model which can handle only a single level of uncertainty. Obviously, this 
results in the loss of information. More important is that the analysis will in turn be affected. 
Later in this chapter, it will be shown that how this loss of information affects the correctness 
of the analysis or diagnosis. In order to overcome this essential limitation and solve the 
problem being caused, an enhanced time range approach called Segmented time range 
approach，，is proposed. 
4.3 Segmented Time Range Approach 
4.3.1 The Representation 
The major purpose of the Segmented time range approach” is to additionally capture the 
uncertain minimum / maximum value of a time range (i.e. the second level of uncertainty). 
The main idea of the approach is to model a time range with four constants instead of two. 
Hence, the new representation for a time range is: [minmin, maxmin, minmax, maxmax]. 
The meaning of the four constants are as follows: 
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Constants Meaning 
minmin Minimum possible value of the minimum point in the time range 
maxmin Maximum possible value of the minimum point in the time range 
minmax Minimum possible value of the maximum point in the time range 
maxmax Maximum possible value of the maximum point in the time range 
Therefore, a time range is segmented into three portions: 
minmin maxmin minmax maxmax 
Figure 4.1: The Segmented Time Range Model 
The uncertainty of the minimum value is represented by the segment between minmin and 
maxmin, while the segment between minmax and maxmax represents the variable maximum 
value. In the case where the minimum value of a time range is a constant, the segment 
[minmin maxmin] merges into a time point (i.e. minmin and maxmin possess a same 
constant value). Similarly, if the maximum value of a time range is a constant, the segment 
[minmax mcvcmax] collapses into a time point. 
With the "Segmented time range model", the new representation for the dtp TRHAV 
and TWLWH will become as follows: 
TRHAV = [ (min. TCLCL) - 45 (max. TCLCL) - 45 oo oo] 
= [ 2 0 0 - 4 5 5 0 0 - 4 5 oo oo ] 
= [155 455 00 00 ] 
TWLWH = [ 2 * (min. TCLCL) - 60 2 * (max. TCLCL) - 60 oo oo ] 
= [ 2 * 2 0 0 - 60 2 * 5 0 0 - 60 oo oo ] 
= [400 - 60 1000-60 oo oo] 
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= [ 3 4 0 940 ] 
4.3.2 Constraint Propagation and Satisfaction 
In the segmented time range approach, the techniques for constraint propagation and 
constraint satisfaction are similar to that in the existing time range approach, with only some 
modifications. 
If R is the time range resulted from the constraint propagation of time ranges R1 (an 
event occurrence) and R2 (a timing parameter), then: 
minminofR = minmin ofRl + minmin ofR2 
maxmin ofR = maxmin ofRl + maxmin ofR2 
minmax of R = minmax ofRl + minmax ofR2 
maxmax of R = maxmax ofRl + maxmax of R2 
IfR，is the resulting time range for an event which must occur simultaneously in time 
ranges R1，and R2，，then R，can be found from constraint satisfaction ofRl，and R2，： 
minminofR，-- max{ minmin o f R l ' , minmin ofR2'} 
maxmin ofR ' — max{ maxmin o fR l ' , maxminofRl，} 
minmax ofR ' — min{ minmax ofRl^ , minmax ofR2'} 
maxmax ofR' = min{ maxmax ofRl ^ , maxmaxofR2，} 
4.3.3 Contributions 
A study has been performed to apply this new segmented time range approach to the 
diagnosis of 8088 minimum mode write cycle constraint violation problem. Figure 4.2 [6] 
and 4.3 [10] shows the simplified write cycle timing diagram for the 8088 microprocessor 
and a typical SRAM respectively. The diagnosis of a write cycle is more complex than the 
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T1 T2 T3 T4 
cLK w ^ _ ^ ^ _ y ~ \ _ _ r ^ 
A15-A8 X A15-A8 ~ ^ 
AD7 一 ADO X AD7 - ADO ^ DATA OUT ^ 
DEN \ j 
WR \ j 
Figure 4.2: A simplified write cycle timing diagram for the 8088 microprocessor 
Address ^ ^ 
cs ~ ~ \ / 
WE \ j  
Data in )( Valid Data ) 
Figure 4.3: A simplified write cycle timing diagram for a typical SRAM 
read cycle, there is much more constraints that needed to be met, all of them are the timing 
parameters from the SRAM (see Table 4.2). In other words, "constraint compatibility" 
checking is much more extensive. With the new "Segmented time range approach", the 
diagnostic criteria are shown in Figure 4.4. They are a bit different from those criteria in the 
existing time range approach that have been discussed in chapter 3. These new criteria are 
especially useful in the situation when the violation of the constraint cannot be solved by 
adding wait states but can be solved by alternating the clock frequency (and hence the value 
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ofthe clock cycle timing parameter). Examples of this kind of constraints are the parameters 
tAS, tDH and so on. 
Let，s go through the new criteria. Refer to Figure 4.4, (1) is similar to before. For (2), 
although the threshold is beyond the minmin value, it is still not beyond the maxmin value, 
that means if the dependent region [minmin maxmin] depends only on those controllable 
timing parameters, we can solve the violation by controlling the values of thosQcontrollable 
timing parameters such that the resulting actual minimum value for the time range is beyond 
the threshold. It is interesting to see that, in InteP s 8086/8088 Family, almost all dtps 
depends on the clock cycle, which is a controllable timing parameter. Therefore, when case 
(2) occurs, we can almost certain that the violation can be solved by alternating the clock 
frequency (and hence the value of the clock cycle). An example of this case occurs in the 
constraint compatibility of the timing parametertDH when the CPU 8086-1 [11] interfaces 
with the SRAM MM74C920 [12] (when data buffer is not used). For (3), as the threshold 
exceeds the maxmin value, that means no matter how we control the value of the 
controllable timing parameter that the dtp depends, we cannot solve the violation. An 
example of this case happens when the CPU 8086-2 [11] interfaces with the SRAM 
MSM2128-12RS [10] (when data buffer is used). 
Therefore, we can see that, if simple time range approach is adopted, criteria (2) and (3) 
will be missing, or merge into a single criterion, that is, if the threshold is beyond the 
minimum value of the time range, the conclusion will only be: ‘Violation occurs?，，without 
the information that whether it can be solved (when adding wait states cannot solve the 
violation). This shows the enhancement on the diagnostic capability that brought by the 
Segmented time range approach”. 
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Parameter Symbol 
Write Cycle Time t W C ^ 
Chip Selection to End o f W r i t e ~ ~ t ^ ~ " 
Write Recovery Time tWR 
Address Valid to End ofWrite~~~tAW~~ 
Address Setup Time tAS 
Write Pulse Width t W P ^ 
Data Setup Time tDW~~ 
Data Hold Time tDH~~ 
Table 4.2: Write Cycle Timing Parameters of SRAM 
(1) There is no violation when the segmented time-range is completely beyond the 
threshold: 
(2) Violation occurs but may be solved when the threshold lies within the segment 
[minmin maxmin]: 
(3) Violation occurs and cannot be solved (if adding wait states is not applicable) when 
the threshold exceeds not only minmin but also maxmin: 
Minmin maxmin 
Figure 4.4: Diagnostic Criteria ofThe Segmented Time Range Approach 
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The major limitation for applying Segmented time-range approach” in our domain 
results from the vague meaning in the data itself. For example, in the data sheet of 8088 (the 
table), it states that the parameter TWLWH has minimum value 2TCLCL-60. Then, 
theoretically, it seems that the minmin value of TWLWH should be 2(200)-60 = 340 and the 
maxmin value should be 2(500)-60 = 940. However, actually, for the maxmin value, it may 
not be the case. It is because the meaning may probably be that, when TCLCL is at its 
minimum, i.e. 200, then the minmum value of TWLWH should be 2(200)-60 = 340. 
However, when TCLCL is not at minimum, the minimum value of TWLWH may not need 
to follow the formula 2TCLCL-60. This in tum means that the exact value of maxmin may 
be difficult to find. This presents the major limitation when applying ‘Segmented time-range 
approach” in the 8086/8088 family microprocessors. Another limitation is that this more 
complex approach probably is not needed for those microprocessors outside the Intel,s 
8086/8088 family. 
4.3.4 Limitations 
The major limitation for applying Segmented time range approach” in our domain results 
from the vague meaning in the data itself. For example, in the data sheet of 8088 (the table), 
it states that the parameter TWLWH has minimum value 2TCLCL-60. Then, theoretically, it 
seems that the minmin value ofTWLWH should be 2(200)-60 = 340 ns and the maxmin 
value should be 2(500)-60 = 940 ns. However, actually, for the maxmin value, it may not be 
the case. It is because the meaning may probably be that, when TCLCL is at its minimum, 
i.e. 200 ns, then the minmum value ofTWLWH should be 2(200)-60 = 340 ns. However, 
when TCLCL is not at its minimum, the minimum value of TWLWH may not need to follow 
the formula 2TCLCL-60. This in turn means that the exact value of maxmin may be difficult 
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to determine. This presents the major limitation when applying the ‘Segmented time range 
approach" in the 8086/8088 family microprocessors. 
Another limitation is that this more complex approach is probably not needed for those 
microprocessors other than the Intel，s 8086/8088 Family asdtp does not (or almost does not) 
exist for them. In other words, the domain for applying the Segmented time range 
approach，，is quite small. 
4.4 Conclusion 
In this chapter, a new proposed approach in the domain of microprocessor systems diagnosis 
called the Segmented time range approach” has been discussed. This approach modifies the 
knowledge (i.e. time range) representation and the diagnostic techniques (i.e. constraint 
propagation and constraint satisfaction) of the existing time range approach [4, 5]. It has 
been shown that, with these modifications, there is an enhancement on the diagnostic 
capability in handling situations with two levels of uncertainty which is resulted from thedtp 
[6] that exists in some microprocessors (e.g. Intel,s 8086/8088 Family). 
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Chapter 5 
New Problem Domain and Our New System 
5.1 Introduction 
Previous study in the diagnosis of microprocessor systems mainly concern with simple 
single transfer read/write cycles. However, in modern microprocessors such as 486, Power 
PC and Pentium [13], there exists a new type ofbus cycle called burst cycle which does not 
appear in older microprocessors such as MC68000 and 8086/8088 family. Simply speaking, 
a burst transfer bus cycle can be viewed as a bus cycle with four successive data transfer. As 
the diagnosis of this new type of bus cycle is quite different from the diagnosis of single 
transfer cycles that we have studied before, it is worth to apply the previously developed 
time range approach (discussed chapter 3) in this new and modern problem as a study. 
Therefore, the Pentium-SRAM interface is chosen as our new problem domain (Figure 5.1). 
5.2 Pentium-SRAM Interfacing Problem 
In choosing a suitable SRAM as the Pentium's L2 cache, there are mainly two kinds of 
solution: Asynchronous SRAM and Synchronous SRAM (or called BurstRAM by Motorola 
[14]). Both of them will be discussed later in this chapter. However, no matter which type of 






Cache ^ ^ ^ H H ^ ^ Cache 
SRAM ^ ^ ^ ^ ^ ^ Controller 
Figure 5.1: A simplified diagram of our new problem domain 
nowadays, CPU becomes faster and faster. A SRAM model is considered to be the most 
desirable if it can achieve zero wait state (e.g. 2-1-1-1 burst cycle). Sometimes, with the 
issue of cost also being taken into account, slower but cheaper SRAM models that can 
achieve one wait state (e.g. 3-2-2-2 burst cycle) are also acceptable. However, for those 
SRAM models that need more than one wait state will not be qualified as a suitable L2 cache 
for the processor in concern. 
5.2.1 Asynchronous SRAM Solution 
As mentioned before in this chapter, in choosing a suitable SRAM as the Pentium's L2 
cache, there are mainly two kinds of solution: Asynchronous SRAM and Synchronous 
SRAM (or called BurstRAM by Motorola). We will discuss the former solution in this sub-
section and the latter in the next sub-section. 
When asynchronous SRAM is used, basically, the strategy that applied is to handle a 
burst cycle as four successive single transfer cycles, but with the address supplied to the 
SRAM by the cache controller instead of directly from the CPU. Therefore, after latching the 
first address from the CPU, the cache controller is responsible to change the address signal 
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that passed to the SRAM to a new address for each of the 2"^ 3'^  and 4^ ^ burst transfer. Of 
course, each address change should be done at a suitable time moment. So, during the 
diagnosis or the design process, we have to determine when the cache controller should 
change the address in the address bus to a new one for each of the 2"^ , 3'^  and 4(h burst 
transfer. This is a new interesting problem because in the diagnosis of single transfer cycle 
that we have discussed previously, we do not need to worry about when the address bus, or 
signal, should become valid for the SRAMs as it is already determined by the AC 
specification of the CPU. 
For the purpose of minimizing the number of wait states, the cache controller should 
control the event of address change such that it occurs as early as possible. However, at the 
same time, it cannot violate the constraints placed by the concerned timing parameters. The 
issue on the determination of when the cache controller should change the address in the 
address bus during a burst read cycle and a burst write cycle will be discussed in chapter 6 
and chapter 7 respectively. 
5.2.2 Synchronous SRAM Solution 
Apart from using asynchronous SRAMs as the Pentium's L2 cache, synchronous SRAMs (or 
called BurstRAMs by Motorola) can also be used. In fact, the appearance of synchronous 
SRAMs is somehow due to the burst read/write cycle. Recall that all our previous workare 
concerned with the interface between asynchronous SRAM and the CPU. Therefore, it is 
interesting to see how the diagnosis takes place and what are the differences when the 
interface is between synchronous SRAM and the CPU. The details will be discussed in the 
following two chapters: The burst read cycle in chapter 6 and the burst write cycle in chapter 
7. 
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Now, let，s firstly have a brief look on how synchronous SRAMs are different from those 
asynchronous ones: 
- Every synchronous SRAM has a clock input so that it can be synchronized with the CPU 
and the cache controller. We will see later (in chapter 6 and 7) that this synchronous 
property makes the interface design or diagnosis of using synchronous SRAMs as the L2 
cache a little bit simpler than using asynchronous ones. 
- One of the most important differences between synchronous and asynchronous SRAMs 
is that synchronous SRAM has the capability of generating subsequent burst addresses 
internally for the 2" ,^ 3'^  and 4^ ^ burst data transfers. Therefore, the address bus of the 
CPU can be connected directly to the address bus of the synchronous SRAM and no 
need to go through the cache controller (where there is address buffer or latcher). Hence, 
we can assume no delay between the address bus validation of the CPU and the 
synchronous SRAM. 
- When using synchronous SRAMs, we have to additionally check the timing constraints 
placed by the setup time and hold time parameters of the SRAM on the CPU，s address 
bus and ADS# signals. These compatibility checkings are no need when asynchronous 
SRAMs are used. 
As mentioned before, the synchronous SRAM has to be synchronized with the CPU 
and the cache controller, so their operating clock frequencies (and in tum, their operating 
clock cycles) should be the same. This leads to the first and most basic criterion in choosing 
a suitable synchronous SRAM: The minimum possible value of the clock cycle ofthe chosen 
SRAM should be smaller than or equal to that of the CPU. Otherwise, the CPU have to be 
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forced to operate in a frequency below its optimal (with a longer clock cycle) which is 
definitely not desirable. 
5.3 The Knowledge Base 
As discussed before in chapter 3, in order to perform the diagnostic reasoning, knowledge 
has to be embedded into our knowledge-based system. The knowledge includes the rules for 
the diagnostic reasoning mechanism (i.e. backward and forward reasoning), the facts for the 
hardware components, and so on. 
As the diagnosis of burst bus cycle is quite different from the diagnosis of single 
transfer cycles that we have studied before, this implies that the knowledge needed in our 
new problem domain is quite different from the knowledge in the existing knowledge base. 
Moreover, in different situations, for example, whether it is a burst read or burst write 
cycle, whether asynchronous or synchronous SRAMs are being used, all these could affect 
the knowledge needed in our knowledge base, which implies different knowledge is required 
in different situations. In the following two chapters, chapter6 and chapter 7, we will discuss 
in detail the knowledge required in different cases, compare their difference with the 
knowledge in the existing knowledge-based system and compare the difference among the 
knowledge used in different cases. 
5.4 Characteristics of Our New System 
The following are the major characteristics, or capabilities, of our new knowledge-based 
system: 
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- Our new system is capable of deciding when the cache controller should assert certain 
signals. Examples are the time moment that the cache controller should change the 
address (for asynchronous case) and the assertion ofBRDY# signal. 
- As mentioned before in this chapter, a SRAM model will not be qualified as a suitable 
L2 cache for the processor in concem if more than one wait state is needed. Therefore, 
during the diagnosis, if more than one wait state is required in any burst data transfer, the 
system will report immediately that the SRAM is not suitable to be used instead of 
keeping the insertion of more and more wait states as in our existing system. 
- As in the existing system, if constraint violation is found to occur during the diagnosis, 
our new system is able to report clearly which constraint(s) has been violated. The 
ability of locating the source of error is a very important characteristic in any diagnostic 
systems. 
- I n order to achieve the purpose of easy tracing and explanation, the output of our new 
system is able to display the occurrence time of all those intermediate events that 
encountered during the diagnostic process, as well as the number of wait states needed 
for each burst data transfer. 
Some of the above characteristics are for the purpose of fitting our new problem domain 
while some of them contribute to the enhancement on the diagnostic capability of the 
existing system. These characteristics will be shown when we discuss the implementation 
results in chapter 6, chapter 7 and the appendices. 
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Chapter 6 
Burst Read Cycle 
6.1 Introduction 
In this chapter, we will discuss in detail the diagnosis of burst read cycle for the interface 
between the Pentium Processor (CPU) and the L2 cache (SRAM). Figure 6.1 shows a 
simplified Pentium burst read cycle [15]. As mentioned before in chapter 5, in choosing a 
suitable SRAM as the Pentium，s L2 cache, there are mainly two kinds of solutions: 
Asynchronous SRAM and Synchronous SRAM (or called BurstRAM by Motorola). Both 
kinds of solutions will be discussed in this chapter. 
6.2 Asynchronous SRAM Solution 
Figure 6.2 [14] shows the timing diagram of a burst read cycle when two banks of 
asynchronous SRAMs are used as the L2 cache of Pentium processor. Of course, one bank 
scheme can also be used but the performance is usually not good. For example, in many 
cases, when one bank scheme is adopted, more than 1 wait state will be needed for each 
burst data transfer which is not acceptable as a fast L2 cache. 
From figure 6.2, we can see that for asynchronous SRAM solution, the strategy applied is to 
handle the burst read cycle as four successive single transfer read cycles, but with the 
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Figure 6.1: A Simplified Pentium Burst Read Cycle Timing Diagram 
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Figure 6.2: Two Banks Asynchronous SRAMs Performing Burst Read 
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address supplied to the SRAMs by the cache controller instead of directly from the CPU. 
Therefore, the cache controller has to latch the address from the CPU in advance, which 
would then introduce certain delay. 
6.2.1 Implementation 
In our study case, the asynchronous SRAM model MCM6306D-25 will be used as the L2 
cache of the 60 MHz Pentium processor. The AC specifications of the concerned timing 
parameters are in Table 6.1 [15] and 6.2 [14]: 
Mm Max Unit 
Clock Period (tl) ] ^ m~~ 
Address becomes valid from clock (t6 max.) “ ^ ns~~ 
Address remains valid from clock (t6 min.) L5 “ n s ^ 
Read Data Setup Time (t34) 43 “ m~~ 
Read Data Hold Time (t35) 2 « ^~" 
Table 6.1: AC Specifications of 60 MHz Pentium Processor 
Mm Max Unit 
Read Cycle Time (tAVAV) ^ ：： ^s"~ 
Address Access Time (tAVQV) H 25 ns~~ 
Output Hold from Address Change (tAXQX) 4 ^ ^ ~ ~ 
Table 6.2: AC Specifications of Asynchronous SRAM Model MCM6306D-25 
Note that in order to conform to the definition of our time range representation, the 
Pentium processor timing parameter t6 is split into two separate parameters: t6 max/ and 
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't6 min.，(see Table 6.1). Figure 6.3 is the CLIPS program code segment representing the 
knowledge o f A C specifications for the Pentium 60MHz processor and the asynchronous 
(deffacts CPU-60 
(parameter clock 16.67 undefined) 
(parameter t2〇 5.5 undefined) 
(parameter t6 1.5 9.0) 
(parameter t34 4.3 undefined) 
(parameter t35 2 undefined) 
(event Tl-start 0 0 Tl-start no) 
(event lst-last_T2-start 0 0 lst-last_T2-start no) 
(event 2nd-last_T2-start 0 〇 2nd-last_T2-start no) 
(event 3rd-last_T2-start 0 0 3rd-last_T2-start no) 
) “ 
(deffacts Asy_SRAM-MCM6306D-25 
(parameter tAVQV undefined 25) 
(parameter tAXQX 4 undefined) 
(parameter tAVAV 25 undefined) 
) 
Figure 6.3: The CLIPS Coding of the AC Specifications 
(deffacts Cache_Controller 
(parameter address_latcher-delay 5 10) 
(parameter 1st-address-length 30 30) 
(parameter 2nd-address-length 35 35) 
(parameter 3rd-address-length 35 35) 
(parameter 4th-address-length 35 35) 
(parameter lst-BRDY#-from-refl 40 40) 
(parameter 2nd-BRDY#-from-ref2 40 40) 
(parameter 3rd-BRDY#-from-ref3 40 40) 
(parameter 4th-BRDY#-from-ref4 40 40) 
) 
Figure 6.4: The CLIPS Code Representing Knowledge of Cache Controller 
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SRAM model MCM6306D-25. Note that the four events in the program code are the 
reference events for each of the four burst data read. 
Figure 6.4 (on the previous page) is the CLIPS code implementing the knowledge of 
the cache controller. The values of the BRDY# parameters can be controlled so as to 
determine the number of wait states for each of the burst data read. Another set of 
controllable parameters are the address-length parameters which is specific to our new 
problem domain. It is because, as mentioned in chapter 5, after latching the first address 
from the CPU, the cache controller is responsible to change the address signal that passed to 
the SRAM to a new address for each of the 2"^ , 3'^  and 4(h burst transfer. Of course, each 
address change should be done at a suitable time moment (i.e. as soon as possible to 
minimize the number of wait states needed while without causing constraints violation). 
Therefore, during the diagnosis or the design process, we have to determine when the cache 
controller should change the address in the address bus to a new one for each ofthe 2"^ , 3'^  
and 4th burst transfer. In our implementation, by controlling the values of the address-length 
parameters, the suitable time moment for each address change can be determined. 
Figure 6.5 and 6.6 are the backward-reasoning and forward-reasoning tree diagrams for 
the diagnosis ofburst read cycle using asynchronous SRAM solution, 
where 
G = {Will there be successful burst read from the asynchronous SRAMs } 
Gi = {Will there be successful read for the first burst transfer } 
G2 = {Will there be successful read for the second burst transfer } 
G3 = {Will there be successful read for the third burst transfer } 
G4 = {Will there be successful read for the fourth burst transfer } 
Gi,i = {When will the first burst data becomes valid } 
G12 = {When will the end of last T2 occurs } 
Gi 3 = {When will the first burst data becomes invalid } 
G2,1 = {When will the second burst data becomes valid } 
G2,2 = {When will the end of last T2 occurs } 
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G2,3 = {When will the second burst data becomes invalid } 
G3,1 = {When will the third burst data becomes valid } 
G3 2 = {When will the end of last T2 occurs } 
G3,3 二 {When will the third burst data becomes invalid } 
G4,1 = {When will the fourth burst data becomes valid } 
G4,2 = {When will the end of last T2 occurs } 
G4 3 = {When will the fourth burst data becomes invalid } 
Gi,i,i = {When will the address from the latcher becomes valid } 
Gi,2,i = {When will V^  BRDY# be asserted (by cache controller) } 
Gi，3’i = {When will the cache controller change to 2"^  address } 
G2,2,1 = {When will 2"^  BRDY# be asserted (by cache controller) } 
G2,3,1 = {When will the cache controller change to 3'^  address } 
G3,2j = {When will 3'^  BRDY# be asserted (by cache controller) } 
G3,3,1 二 {When will the cache controller change to 4^ '' address } 
G4,2,1 = {When will 4^ '' BRDY# be asserted (by cache controller) } 
G43,1 = {When will the cache controller invalid 4^ ^ address } 
Gi，i，i，i = {When will the address from CPU becomes valid } 
As the diagnosis of this new problem is quite different from the previously studied MC68000 
single transfer read cycle problem, the reasoning trees are also quite different when 
compared with the previous ones [4] due to the difference (e.g. subgoals, reasoning rules) in 
the backward and forward reasoning mechanism. 
Figure 6.7 is an example CLIPS program code segment of an expert's heuristic rule 
(G G1,G2,G3,G4) which does not appear in the previous problem domain. The reasoning 
control rules, for example, the rules performing constraint propagation and satisfaction, are 
similar to those in the previous knowledge-based system. 
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G 
• • / ^ " ^ " T " ^ ^ ^ ^ ^ 
Gi G2 G3 G4 
^ ^ \ A \ h \ f ^ K 
Gi，i G1,2 Gi，3 G2,1 G2,2 G2,3 
I丄v) 
^ ^ Gi,3，i 
G x x i ^ ^ 
G l , l , l , l 
Figure 6.5: Backward-Reasoning Tree Diagram 
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controlle] ~~' controller 
tAVAV rule ~ ~ T ^  





G p , u 
t6 rule 
Go 
Figure 6.6: Forward-Reasoning Tree Diagram 
44 
;;;;G -> G1, G2, G3, G4 
(defrule gexpert-1 
?x <- (not-divided problem all-read-successful) 
= > 
(assert (not-divided problem 1st-read-successful)) 
(assert (not-divided problem 2nd-read- succes sful)) 
(assert (not-divided problem 3rd-read- succes sful)) 
(assert (not-divided problem 4th-read-successful)) 
(retract ?x) 
(assert (not-solved problem all-read-successful)) 
) 
Figure 6.7: An Example CLIPS Coding of an Expert's Heuristic Rule 
6.2.2 Implementation Results 
After running our new system for the study case, the following diagnostic result is obtained: 
CLIPS> (run) 
The event cpu_address-valid will occur at [ 1.5 9.0 ] 
w.r.t. the event Tl-start. 
The event lst-ram_address-valid will occur at [ 6.5 19.0 ] 
w.r.t. the event Tl-start. 
The event lst-ram_address-invalid will occur at [ 49.0 49.0 ] 
w.r.t. the event Tl-start. 
The event 1 st-burst_data-mvalid will occur at [ 53.0 74.0 ] 
w.r.t. the event Tl-start. 
The event lst-BRDY#-asserted will occur at [ 40 40 ] 
w.r.t. the event Tl-start. 
One wait state is inserted. 
The event lst-last_T2-end will occur at [ 50.01000000000001 
50.01000000000001 ] — 
w.r.t. the event Tl-start. 
The event lst-burst_data-valid will occur at [ 10.5 44.0 ] 
w.r.t. the event Tl-start. 
Successful 1st Burst Read from the Asynchronous SR^yfe 
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The event 2nd-BRDY#-asserted w1ll occur at [ 40 40 ] 
w.r.t. the event lst-last_T2-start. 
One wa1t state 1s inserted. 
The event 2nd-last_T2-end w1ll occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-ram_address-val1d w1ll occur at [ 15.66 15.66 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-ram_address-1nval1d will occur at [ 50.66 50.66 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-burst_data-1nval1d will occur at [ 54.66 75.66 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-burst_data-val1d w1ll occur at [ 19.66 40.66 ] 
w.r.t. the event lst-last_T2-start. 
Successful 2nd Burst Read from the Asynchronous SRAMs 
The event 3nd-BRDY#-asserted w1ll occur at [ 40 40 ] 
w.r.t. the event 2nd-last_T2-start. 
One wa1t state 1s inserted. 
The event 3rd-last_T2-end w1ll occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-rani_address-val1d w1ll occur at [ 17.31999999999999 
17.31999999999999 ]“ 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-ram_address-1nval1d w1ll occur at [ 52.31999999999999 
52.31999999999999 ]— 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-burst_data-1nval1d w1ll occur at [ 56.31999999999999 
77.31999999999999 ] 一 
w.r.t. the event 2nd-last_T2-st:art. 
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The event 3rd-burst_data-valid w1ll occur at [ 21.31999999999999 42.32 
] 一 
w.r.t. the event 2nd-last_T2-start. 
Successful 3rd Burst Read from the Asynchronous SRAMs 
The event 4th-BRDY#-asserted w1ll occur at [ 40 40 ] 
w.r.t. the event 3rd-last_T2-start. 
One wa1t state 1s inserted. 
The event 4th-last_T2-end will occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-ram_address-val1d w1ll occur at [ 18.97999999999999 
18.97999999999999 ]“ 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-ram_address-1nval1d w1ll occur at [ 53.97999999999999 
53.97999999999999 ]_ 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-burst_data-1nval1d w1ll occur at [ 57.97999999999999 
undefined ] 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-burst_data-val1d w1ll occur at [ 22.97999999999999 
43.97999999999999 ] 一 
w.r.t. the event 3rd-last_T2-start. 
Successful 4th Burst Read from the Asynchronous SRAMs 
Therefore, successful Burst Read from the Asynchronous SRAMs. 
The occurrence time of all the intermediate events that encountered during the 
diagnostic process is shown clearly for the purpose of easy tracing and explanation (e.g. 
understand why no violation for the data setup and hold constraints by knowing the 
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occurrence time of the concerned events). From the result, we are able to know when the 
cache controller should assert the four BRDY# signals for each burst data read as well as the 
time moment that it should change the address to a new one for each of the 2"^ , 3'^  and 4^ ^ 
burst transfer. Also, we can know that one wait state is needed for each burst data read (i.e. a 
3-2-2-2 burst read cycle). Therefore, from the view of burst read cycle, it can be concluded 
that the asynchronous SRAM model MCM6306D-25 is acceptable to be used as the L2 
cache of the 60 MHz Pentium processor (In chapter 7, we will see that this SRAM model is 
also acceptable to be used in the burst write cycle of the 60 MHz Pentium CPU). 
6.3 Synchronous SRAM Solution 
As mentioned before, apart from using asynchronous SRAMs as the Pentium,s L2 cache, 
synchronous SRAMs (or called BurstRAMs by Motorola) can also be used. In fact, the 
appearance of synchronous SRAMs is somehow due to the burst read/write cycle. Recall that 
all our previous work are concerned with the interface between asynchronous SRAM and the 
CPU. Therefore, it is interesting to see how the diagnosis takes place and what are the 
differences when the interface is between synchronous SRAM and the CPU. 
Figure 6.8 [14] shows the timing diagram of a burst read cycle when synchronous 
SRAM is used. Note that synchronous SRAM has a clock input which is used for 
synchronisation with the CPU and the cache controller. Also, as mentioned in chapter 5, due 
to the fact that synchronous SRAM possesses the capability of generating subsequent burst 
addresses internally for the 2"^ , 3'^  and 4^ ^ burst data transfers, the address bus of the CPU 
can be connected directly to the address bus of the synchronous SRAM (i.e. no need to go 
through the cache controller where there is address buffer or latcher). Therefore, it can be 
assumed that no delay between the validation of CPU，s address and the SRAM,s address. 
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Furthermore, the ADV signal from the cache controller is used to control when the 
synchronous SRAM should advance the internal address for the next burst transfer. 
6.3.1 Implementation 
In our study case, the synchronous SRAM model MCM67B618A-9 will be used as the L2 
cache of the 66 MHz Pentium processor. The AC specifications of the concerned timing 
parameters are shown in Table 6.3 [15] and 6.4 [14]. Similar to the asynchronous case, in 
c ' � � k r A _ r A _ ^ A _ ^ ^ ^ ^ 
ADS from \ / 
the CPU \ _ / 
Address W W A；；~ 
From CPU ^ ^ ^ �  
ADV from \ / \ / \ / 
Controller ^ v ^ ^ y ^ W y ^  
T^™ W^:^^^:i^^^:jl 
\ \ \ 
From SRAM XXXXXX Qn X T O ( Qn.l X T O ( Qn.2 X M X Qn.3 ^ ^ 
Figure 6.8: Synchronous SRAM (or BurstRAM) Performing Burst Read 
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Min Max Unit 
Clock Period (tl) l5 ^ s ^ 
ADS# asserted from clock (t6 max.) -- 8.0 ns 
ADS#negatedfromclock(t6min.) 1.5 - ns 
Address becomes valid from clock (t6 max.) ~ 8.0 ns 
Address remains valid from clock (t6 min.) 1.5 ~ ns 
Read Data Setup Time (t34) J J 二 ns"~ 
Read Data Hold Time (t35) 2 ~ m ^ 
Table 6.3: AC Specifications of 66 MHz Pentium Processor 
Min Max Unit 
Cycle Time (tKHKH) [5 “ 5T" 
Clock Access Time (tKHQV) ~ 9 r ^ 
Clock High to Output Data Change (tKHQX2) 3 “ ST" 
Address Setup Time (tAVKH) 2^ “ ST" 
Address Hold Time (tKHAX) 0 :- HT" 
Address Status (ADSP) Setup Time (tADSVKH) ^ ：： i ^ 
Address Status (ADSP) Hold Time (tKHADSX) 0^ ~ ^  
Table 6.4: AC Specifications ofSynchronous SRAM Model MCM67B618A-9 
order to conform to the definition of our time range representation, the Pentium processor 
timing parameter t6 (represents the timing of both ADS# and address signals) is split into 
two separate parameters: t6 max.，and t6 min.，(see Table 6.3). Note that the output pin 
ADS# of the CPU is connected directly to the input pin ADSP of the synchronous SRAM. 
Therefore, we can assume no delay between the assertion and negation of the two signals. 
The SRAM timing parameters tADSVKH, tKHADSX, tAVKH and tKHAX (see Table 6.4) 
are the timing constraints on the setup time and hold time of the CPU，s ADS# and address 
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bus signals respectively. In the diagnosis for the synchronous case, we have to perform 
additional compatibility checkings for these timing constraints which are absent in the 
asynchronous case. Figure 6.9 is the CLIPS program code segment representing the 
knowledge of AC specifications for the Pentium 66MHz processor and the synchronous 
SRAM model MCM67B618A-9. The four events in the program code are the reference 
events for each of the four burst data read. Note that the reference events chosen for the 2" ,^ 
3rd and 4th burst data read are different from those in the asynchronous case so as to suit the 
target problem situations. Moreover, it is interesting that, practically, we do not need to 
perform compatibility checking for the timing constraint placed by the parameter tKHAX 
(i.e. address hold time) because, as the address from the CPU will remain valid throughout 
the first T2, the constraint from the parameter tKHAX is automatically satisfied. Hence, for 
simplicity, we can omit this parameter in our implementation (see Figure 6.9). 
(deffacts CPU-66 
(parameter tl 15 undefined) 
(parameter t20 5 undefined) 
(parameter t6 1.5 8.0) 
(parameter t34 3.8 undefined) 
(parameter t35 2 undefined) 
(event Tl-start-refl 0 0 Tl-start-refl no) 
(event lst-last_T2-end-ref2 〇 0 lst-last_T2-end-ref2 no) 
(event 2nd-last_T2-end-ref3 0 0 2nd-last_T2-end-ref3 no) 
(event 3rd-last_T2-end-ref4 0 0 3rd-last_T2-end-ref4 no) 
) _ 
(deffacts Syn_SRZ\M-MCM67B618A- 9 
(parameter tADSVKH 2.5 undefined) 
(parameter tKHADSX 0.5 mdefined) 
(parameter tAVKH 2.5 undefined) 
(parameter tKHQV undefined 9) 
(parameter tKHQX2 3 undefined) 
) 
6.9: The CUPS Coding ofthe AC Specifications 
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(deffacts Cache—Controller 
(parameter lst-BRDY#-from-refl 20 20) 
(parameter 2nd-BRDY#-from-ref2 8 8) 
(parameter 3rd-BRDY#-from-ref3 8 8) 
(parameter 4th-BRDY#-from-ref4 8 8) 
) 
Figure 6.10: The CLIPS Code Representing Knowledge of Cache Controller 
Figure 6.10 (on previous page) is the CLIPS code implementing the knowledge of the 
cache controller. Same as in the asynchronous case, the values of the BRDY# parameters can 
be controlled so as to determine the number of wait states for each of the burst data read. On 
the other hand, the address-length parameters that appear in the asynchronous case are no 
need in the synchronous case because, as mentioned before, synchronous SRAM has the 
capability of generating subsequent burst addresses internally for the 2"^ , 3'^  and 4(卜 burst 
data transfers. Interestingly, the program code for the cache controller does not include any 
parameters for the ADV signal (which is used to control when the synchronous SRAM 
should advance the internal address for the next burst transfer). It is because, actually, the 
function of the ADV signal is to control the number of wait states needed for the 
synchronous SRAM in each burst data transfer. However, as the synchronous SRAM is 
synchronized with the CPU, both of them should have the same number of wait states for 
each burst data transfer. Therefore, for simplicity, the parameters for the ADV signal can be 
omitted because the BRDY# parameters can determine the number of wait states for the 
CPU (and hence, for the synchronous SRAM) in each burst data transfer. 
Figure 6.11 and 6.12 are the backward-reasoning and forward-reasoning tree diagrams 
for the diagnosis ofburst read cycle using synchronous SRAM solution, 
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where 
G = {Will there be successful burst read from the synchronous SRAM } 
Gi = {Will the first burst transfer be successful } 
G2 = {Will the second burst transfer be successful } 
G3 = {Will the third burst transfer be successful } 
G4 :: {Will the fourth burst transfer be successful } 
Gi，i 二 {Will ADSP satisfy the constraints placed by the SRAM } 
Gi’2 = {Will SRAM，s address valid duration satisfy the constraints placed by the SRAM } 
G1,3 = {Will ist burst data satisfy the constraints placed by the CPU } 
G2,1 = {Will 2"d burst data satisfy the constraints placed by the CPU } 
G3,1 = {Will 3rd burst data satisfy the constraints placed by the CPU } 
G4,1 = {Will 4th burst data satisfy the constraints placed by the CPU } 
Gi,i，i = {When will ADS# be asserted (by CPU) } 
Gi，i，2 = {When will the end ofTl occurs } 
G1,1,3 = {When will ADS# be negated (by CPU) } 
Gi，2’i = {When will the address from CPU becomes valid } 
Gi,3,i = {When will the first burst data becomes valid } 
Gi,3,2 = {When will the end of last T2 occurs } 
Gi，3，3 = {When will the first burst data becomes invalid } 
G2,1,1 = {When will the second burst data becomes valid } 
G2,1,2 = {When will the end of last T2 occurs } 
G2,1,3 = {When will the second burst data becomes invalid } 
G3,1j = {When will the third burst data becomes valid } 
G3,1,2 = {When will the end of last T2 occurs } 
G3,1,3 = {When will the third burst data becomes invalid } 
G4,1,1 = {When will the fourth burst data becomes valid } 
G4,i,2 = {When will the end of last T2 occurs } 
G4,i,3 = {When will the fourth burst data becomes invalid } 
Gi，3,2，i = {When will V^  BRDY# be asserted (by cache controller) } 
G2,1,2,1 = {When will 2"^  BRDY# be asserted (by cache controller) } 
G3,i,2,i = {When will 3^ ^ BRDY# be asserted (by cache controller) } 
G4,1,2,1 = {When will 4也 BRDY# be asserted (by cache controller) } 
As the diagnosis of the synchronous case is quite different from the asynchronous case as 
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well as the previously studied MC68000 single transfer read cycle problem, the reasoning 
trees are also quite different when compared with the previous ones (Figure 6.5, 6.6 and [4]) 
due to the difference (e.g. subgoals, reasoning rules) in the backward and forward reasoning 
mechanism. 
Figure 6.13 is an example CLIPS program code segment of an expert's heuristic rule 
(G11^ G111,G112,G113) which does not appear in the previous problem cases. The appearance 
ofthis rule is due to the compatibility checking for the timing constraints (setup and hold) on 
the assertion and negation of CPU's ADS# signal which is needed in the synchronous case. 
G 
^ ^ ^ r ^ ^ = = ^ ^ : r ^ 
/ ] \ \ \ \ 
'Jl,l Gi2 Gi,3 G2,1 
M4 , 
Gl’l，i Gi,i,2 Gi，i，3 Gi’2，i Gi，3’2 G2,1,2 
Gl，3’2，l G2,l,2,l 
Figure 6.11: Backward-Reasoning Tree Diagram 
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Figure 6.12: Forward-Reasoning Tree Diagram 
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;;;;Gll -> Glll, G112, G113 
(defrule rexpert-1 
?x <- (not-divided problem ADSP-satisfy-constraints) 
= > 
(assert (not-solved event ADS#-asserted)) 
(assert (not-solved event Tl-end)) 
(assert (not-solved event ADS#-negated)) 
(assert (not-solved parameter tADSVKH)) 
(assert (not-solved parameter tKHADSX)) 
(retract ?x) 
(assert (not-solved problem ADSP-satisfy-constraints)) 
(assert (not-solved constraint-ccarpatibility ADS#-asserted tADSVKH Tl-end 
tKHADSX ADS#-negated)) 
) 
Figure 6.13: An Example CLIPS Coding of an Expert's Heuristic Rule 
The reasoning control rules, for example, the rules performing constraint propagation and 
satisfaction, are similar to those in the previous problem cases. 
6.3.2 Implementation Results 
After running our new system for the study case, the following diagnostic result is obtained: 
CLIPS> (run) 
The event lst-BRDY#-asserted will occur at [ 20 20 ] 
w.r.t. the event Tl-start-refl. 
No wait state is needed. 
The event lst-last_T2-end will occur at [ 30 30 ] 
w.r.t. the event Tl-start-refl. 
The event lst-burst_data-invalid will occur at [ 33 39 ] 
w.r.t. the event Tl-start-refl. 
The event Tl-end will occur at [ 15 15 ] 
w.r.t. the event Tl-start-refl. 
The event 1 st-burst_data-valid will occur at [ 18 24 ] 
w.r.t. the event Tl-start-refl. 
The event cpu_address-valid will occur at [ 1.5 8.0 ] 
w.r.t. the event Tl-start-refl. 
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The event ADS#-negated w1ll occur at [ 16.5 undefined ] 
w.r.t. the event Tl-start-refl. 
The event ADS#-asserted w1ll occur at [ 0 8.0 ] 
w.r.t. the event Tl-start-refl. 
Successful 1st Burst Read from the Synchronous SRAMs 
The event 2nd-burst_data-val1cl w1ll occur at [ 3 9 ] 
w.r.t. the event lst-last_T2-end-ref2. 
The event 2nd-BRDY#-asserted w1ll occur at [ 8 8 ] 
w.r.t. the event lst-last_T2-end-ref2. 
No wait state 1s needed. 
The event 2nd-last_T2-end will occur at [ 15 15 ] 
w.r.t. the event lst-last_T2-end-ref2. 
The event 2nd-burst_data-1nval1d will occur at [ 18 24 ] 
w.r.t. the event lst-last_T2-end-ref2. 
Successful 2nd Burst Read from the Synchronous SRAMs 
The event 3rd-burst_data-val1d w1ll occur at [ 3 9 ] 
w.r.t. the event 2nd-last_T2-end-ref3. 
The event 3rd-BRDY#-asserted w1ll occur at [ 8 8 ] 
w.r.t. the event 2nd-last_T2-end-ref3. 
No wait state is needed. 
The event 3rd-last_T2-end w1ll occur at [ 15 15 ] 
w.r.t. the event 2nd-last_T2-end-ref3. 
The event 3rd-burst_data-1nval1d w1ll occur at [ 18 24 ] 
w.r.t. the event 2ng-1ast—T2-end-「ef3. 
Successful 3rd Burst Read from the Synchronous SRAMs 
The event 4th-burst_data-val1d w1ll occur at [ 3 9 ] 
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w.r.t. the event 3rd-last_T2-end-ref4. 
The event 4th-BRDY#-asserted w1ll occur at [ 8 8 ] 
w.r.t. the event 3rd-last_T2-end-ref4. 
No wa1t state 1s needed. 
The event 4th-last_T2-end w1ll occur at [ 15 15 ] 
w.r.t. the event 3「d-last_T2-encl-「ef4. 
The event 4th-burst_data-invalid w1ll occur at [ 18 undefined ] 
w.r.t. the event 3rd-last_T2-end-ref4. 
Successful 4th Burst Read from the Synchronous SRAMs 
Therefore, successful Burst Read from the Synchronous SRAMs. 
Again, the occurrence time of all the intermediate events that encountered during the 
diagnostic process is shown clearly for the purpose of easy tracing and explanation (e.g. 
understand why no violation for the data setup and hold constraints by knowing the 
occurrence time of the concerned events). From the result, we are able to know when the 
cache controller should assert the four BRDY# signals for each burst data read. Also, we can 
know that no wait state is needed for each burst data read (i.e. a 2-1-1-1 burst read cycle). 
Therefore, from the view of burst read cycle, it can be concluded that the synchronous 
SRAM model MCM67B618A-9 is suitable to be used as the L2 cache of the 66 MHz 
Pentium processor (In chapter 7, we will see that this SRAM model is also suitable to be 
used in the burst write cycle of the 66 MHz Pentium CPU). 
6.4 Conclusion 
In this chapter, we have discussed in detail the diagnosis of burst read cycle for the interface 
problem between the Pentium Processor (CPU) and the L2 cache (SRAM). Both kinds of 
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solutions, Asynchronous SRAM solution and Synchronous SRAM solution, have been 
included in our discussion. We have shown some of the major differences among the 
diagnosis using these two solutions in the burst read cycle as well as the previous work in the 
single transfer read cycle. For example, the differences in the knowledge needed such asthe 
rules for the diagnostic reasoning mechanism (i.e. backward and forward reasoning), the 
facts for the hardware components (CPU, SRAM, cache controller), and so on. We have also 
shown some of the new characteristics, or capabilities, of our new knowledge-based system 
which are absent in the existing system. Some of these characteristics are for the purpose of 
fitting our new problem domain while some of them contribute to the enhancement on the 
diagnostic capability of the existing system. 
In the next chapter (chapter 7), the diagnosis of another type of bus cycle, the burst 
write cycle, will be discussed in detail. Again, both the Asynchronous SRAM solution and 
Synchronous SRAM solution will be included in our discussion. 
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Chapter 7 
Burst Write Cycle 
7.1 Introduction 
In chapter 6, we have discussed the diagnosis of burst read cycle for the interface problem 
between the Pentium Processor (CPU) and the L2 cache (SRAM). In this chapter, we will 
look at the diagnosis of another type of bus cycle: The burst write cycle. Figure 7.1 shows a 
simplified Pentium burst write cycle [15]. One of the characteristics in the diagnosis of a 
burst write cycle is that all the timing constraints are from the timing parameters of SRAM. 
Same as in chapter 6, both kinds of solutions. Asynchronous SRAM solution and 
Synchronous SRAM solution, will be discussed in detail. 
7.2 Asynchronous SRAM Solution 
For the asynchronous SRAM solution, the strategy that applied to the burst write cycle is 
similar to that in the burst read cycle, that is, to handle the burst write cycle as four 
successive single transfer write cycles, but with the address supplied to the SRAMs by the 
cache controller instead of directly from the CPU. Therefore, as mentioned before in chapter 
6, the cache controller has to latch the address from the CPU in advance, which would then 
introduce certain delay. 
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Figure 7.1: A Simplified Pentium Burst Write Cycle Timing Diagram 
7.2.1 Implementation 
In our study case, the asynchronous SRAM model MCM6306D-25 will be used as the L2 
cache of the 60 MHz Pentium processor. The AC specifications of the concerned timing 
parameters are in Table 7.1 [15] and 7.2 [14]: 
Min Max Unit 
Clock Period (tl) 16.67 i ^ ^ 
Address becomes valid from clock (t6 max.) — 9.0 ns 
Address remains valid from clock (t6 min.) 1.5 -- ns 
Write Data becomes valid from clock (tl2 max.) ~ 10 ns 
Write Data remains valid from clock (tl2 min.) 1.5 ~ ns 
Table 7.1: AC Specifications of 60 MHz Pentium Processor 
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Min Max Unit 
Write Cycle Time (tAVAV) ^ ~ i i T " 
Data Valid to End ofWrite (tDVEH) To “ ns 
Data Hold Time (tEHDX) 0 ~ m ^ 
Address Valid to End ofWrite (tAVEH) 20 : i^T" 
Table 7.2: AC Specifications ofAsynchronous SRAM Model MCM6306D-25 
As in the case of the burst read cycle discussed in chapter 6, in order to conform to the 
definition of our time range representation, the Pentium processor timing parameter t6 is 
split into two separate parameters: 't6 max.，and 't6 min.，(see Table 7.1). The same thing 
happens on the timing parameter tl2. Figure 7.2 is the CLIPS program code segment 
representing the knowledge of AC specifications for the Pentium 60MHz processor and the 
asynchronous SRAM model MCM6306D-25: 
(deffacts CPU-60 
(parameter clock 16.67 undefined) 
(parameter tl2 1.5 10) 
(parameter t20 5.5 undefined) 
(parameter t6 1.5 9.0) 
(event Tl-start 〇 0 Tl-start no) 
(event lst-last_T2-start 0 0 lst-last_T2-start no) 
(event 2nd-last_T2-start 0 0 2nd-last_T2-start no) 
(event 3rd-last_T2-start 0 〇 3rd-last_T2-start no) 
) — 
(deffacts Asy_SRAM-MCM6306D-25 
(parameter tDVEH 10 undefined) 
(parameter tEHDX 0 undefined) 
(parameter tAVAV 25 undefined) 
(parameter tAVEH 20 undefined) 
) 
Figure 7.2: The CUPS Coding ofthe AC Specifications 
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The four events in the program code are the reference events for each of the four burst data 
read. The set of timing parameters from the SRAM contributes all the timing constraints (on 
the address and data from CPU) of the problem. 
Figure 7.3 is the CLIPS code implementing the knowledge of the cache controller. The 
functions of the BRDY# and address-length parameters are the same as that in the diagnosis 
of burst read cycle discussed in chapter 6. That is, the values of the BRDY# parameters can 
be controlled so as to determine the number of wait states for each of the burst data write 
and, by controlling the values of the address-length parameters, we are able to determine 
when the cache controller should change the address in the address bus to a new one for each 
of the 2"d, 3'd and 4^ ^ burst transfer. The tAVEH-length parameters, which are not present in 
the previous cases, contribute to the determination of the time moment that the cache 
controller should negate the write enable signal for each of the burst data write. During each 
burst data write, the negation time of the write enable signal is related to the compatibility 
checking for data setup and hold constraints. 
(deffacts Cache_Controller 
(parameter address_latcher-ctelay 5 10) 
(parameter lst-address-length 33 33) 
(parameter 2nd-address- length 33 33) 
(parameter 3rd-address-length 33 33) 
(parameter 4th-address-lengt±L 33 33) 
(parameter lst-AVEH-length 25 25) 
(parameter 2nd-AVEH-length 25 25) 
(parameter 3rd-AVEH-length 25 25) 
(parameter 4th-AVEH-length 25 25) 
(parameter lst-BRDY#-from-refl 40 40) 
(parameter 2nd-BRDY#-from-ref2 40 40) 
(parameter 3rd-BRDY#-from-ref3 40 40) 
(parameter 4th-BRDY#-from-ref4 40 40) 
) 
Figure 7.3: The CLIPS Code Representing Knowledge of Cache Controller 
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Figure 7.4 and 7.5 are the backward-reasoning and forward-reasoning tree diagrams for 
the diagnosis ofburst write cycle using asynchronous SRAM solution, 
where 
G = {Will there be successful burst write from the asynchronous SRAMs } 
Gi = {Will there be successful write for the first burst transfer } 
G2 二 {Will there be successful write for the second burst transfer } 
G3 = {Will there be successful write for the third burst transfer } 
G4 二 {Will there be successful write for the fourth burst transfer } 
Gi，i = {When will the first burst data (from CPU) become valid } 
G12 = {When will the cache controller negate the write enable signal } 
G1,3 = {When will the first burst data (from CPU) become invalid } 
G2,1 = {When will the second burst data (from CPU) become valid } 
G2,2 = {When will the cache controller negate the write enable signal } 
G2,3 = {When will the second burst data (from CPU) become invalid } 
G3,1 = {When will the third burst data (from CPU) become valid } 
G3,2 = {When will the cache controller negate the write enable signal } 
G3,3 = {When will the third burst data (from CPU) become invalid } 
G4,1 = {When will the fourth burst data (from CPU) become valid } 
G4,2 = {When will the cache controller negate the write enable signal } 
G4,3 = {When will the fourth burst data (from CPU) become invalid } 
Gi,i,i —-: {When will the start of the first T2 (for the 1'^  burst write) occur } 
Gi’2，i = {When will the address from the latcher become valid } 
Gi,3,i = {When will the end of the last T2 (for the V^  burst write) occur } 
G2,2,1 = {When will the cache controller change to 2"^  address } 
G2,3,1 = {When will the end of the last T2 (for the 2"^  burst write) occur } 
G3,2,1 = {When will the cache controller change to 3'^  address } 
G3,3,1 = {When will the end of the last T2 (for the 3'^  burst write) occur } 
G4,2j = {When will the cache controller change to 4^ '' address } 
G4，3，i = {When will the end of the last T2 (for the 4^ ^ burst write) occur } 
G1,2,1,1 = {When will the address from CPU become valid } 
Gi，3,i’i = {When will the 1'^  BRDY# be asserted (by cache contoller) } 
G2,3,1,1 = {When will the 2"^  BRDY# be asserted (by cache contoller) } 
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G3,3,1,1 = {When will the 3'^  BRDY# be asserted (by cache contoller) ？} 
G4,3,1,1 = {When will the 4^ ^ BRDY# be asserted (by cache contoller) ？} 
^ ^ ^ ^ ^ 7 " = ^ ^ ^ r ^ , 
A\ A\ A\ A 
Gi,i G12 Gi，3 G2,1 G2,2 G2,3 G31 G3,2 G3,3 G41 G42 G43 
/ / _ , � L 
/ Z^^^^^d3,2,1 G3,3,1 
J ^ ^ ^ ^ ^ G2,2,1 G{34 




G l ’ 3 ’ l， l 
G l， 2 , l ’ l 
Figure 7.4: Backward-Reasoning Tree Diagram 
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Figure 7.5: Forward-Reasoning Tree Diagram 
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As the operation of burst write cycle is different from the operation of burst read cycle and 
single transfer read cycle that studied before, the diagnosis of burst write cycle is 
undoubtedly different from those read cycles. Therefore, the reasoning trees are also quite 
different when compared with the previous ones (Figure 6.5, 6.6, 6.11, 6.12 and [4]) due to 
the difference (e.g. subgoals, reasoning rules) in the backward and forward reasoning 
mechanism. 
Figure 7.6 is an example CLIPS program code segment of an expert's heuristic rule 
(Gi2^Gi2i) which does not appear in the previous problem cases. The appearance of this 
rule is due to the occurrence of the event "Negation of write enable signal" which does not 
exist in those read cycles. The occurrence time of this event is important in the compatibility 
checking for the data setup and hold timing constraints. 
The reasoning control rules, for example, the rules performing constraint propagation and 
satisfaction, are similar to those in the previous problem cases. 
；；；；G12 -> G121 
(defrule rexpert-1 
?x <- (not-divided event lst-write_enable-negated) 
=> _ 
(assert (not-divided event lst-ram_address-valid)) 
(retract ?x) 
(assert (not-solved event lst-write_enable-negated)) 
(assert (not-solved parameter lst-AVEH-length)) 
(assert (not-solved constraint-propagation lst-ram_address-valid lst-AVEH-
length lst-write_enabl e-negated)) 
) 一 
Figure 7.6: An Example CLIPS Coding of an Expert's Heuristic Rule 
7.2.2 Implementation Results 
After running our new system for the study case, the following diagnostic result is obtained: 
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CLIPS> (run) 
The event cpu_address-val1d will occur at [ 1.5 9.0 ] 
w.r.t. the event Tl-start. 
The event lst-ram_address-val1d w1ll occu「 at [ 6.5 19.0 ] 
w.「.t. the event Tl-stah:. 
The event lst-BRDY#-asserted w1ll occur at [ 40 40 ] 
w.r.t. the event Tl-start. 
One wa1t state 1s inserted. 
The event lst-last_T2-end w1ll occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event Tl-start. 
The event lst-burst_data-1nval1d will occur at [ 51.51000000000001 
60.01000000000001 ]~ 
w.r.t. the event Tl-start. 
The event lst-wr1te_enable-negated w1ll occur at [ 44.0 44.0 ] 
w.r.t. the event Tl-start. 
The event lst-f1rst_T2-start will occur at [ 16.67 16.67 ] 
w.r.t. the event Tl-start. 
The event lst-burst_data-val1d w1ll occur at [ 18.17 26.67 ] 
w.r.t. the event Tl-start. 
Successful 1st Burst Wr1te from the Asynchronous SRAMs 
The event 2nd-ram_address-val1cl w1ll occur at [ 18.66 18.66 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-wr1te_enable-negated w1ll occur at [ 43.66 43.66 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-BRDY#-asserted w1ll occur at [ 40 40 ] 
w.r.t. the event lst-last_T2-start. 
One wa1t state is inserted. 
The event 2nd-last_T2-end w1ll occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event lst-last_T2-start. 
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The event 2ncl-burst_data-1nvalid w1ll occur at [ 51.51000000000001 
60 .01000000000001 r 
w.r.t. the event lst-last_T2-start. 
The event 2nd-f1rst_T2-start w1ll occur at [ 16.67 16.67 ] 
w.r.t. the event lst-last_T2-start. 
The event 2nd-burst_data-val1d will occur at [ 18.17 26.67 ] 
w.r.t. the event lst-last_T2-start. 
Successful 2nd Burst Wr1te from the Asynchronous SRAMs 
The event 3rd-rani_adclress-val1d w1ll occur at [ 18.31999999999999 
18.31999999999999—] 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-wr1te_enable-negated w1ll occur at [ 43.32 43.32 ] 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-BRDY#-asserted w1ll occur at [ 40 40 ] 
w.r.t. the event 2nd-last_T2-start. 
One wa1t state is inserted. 
The event 3rd-last_T2-end w1ll occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-burst_data-1nval1d w1ll occur at [ 51.51000000000001 
60.01000000000001 ] -
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-first_T2-start w1ll occur at [ 16.67 16.67 ] 
w.r.t. the event 2nd-last_T2-start. 
The event 3rd-burst_data-val1d w1ll occur at [ 18.17 26.67 ] 
w.r.t. the event 2n5-last_T2-start. 
Successful 3rd Burst Wr1te from the Asynchronous SRAMs 
The event 4th-ram_address-val1d w1ll occur at [ 17.97999999999999 
17.97999999999999"] 
w.r.t. the event 3rd-last_T2-start. 
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The event 4th-wr1te_enable-negated w1ll occur at [ 42.97999999999999 
42.97999999999999 ]~ 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-BRDY#-asserted will occur at [ 40 40 ] 
w.r.t. the event 3rd-last_T2-start. 
One wait state 1s inserted. 
The event 4th-last_T2-end w1ll occur at [ 50.01000000000001 
50.01000000000001 ] 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-burst_data-1nval1d w1ll occur at [ 51.51000000000001 
undefined ] 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-f1rst_T2-start will occur at [ 16.67 16.67 ] 
w.r.t. the event 3rd-last_T2-start. 
The event 4th-burst_data-val1d w1ll occur at [ 18.17 26.67 ] 
w.r.t. the event 3rd-last_T2-start. 
Successful 4th Burst Write from the Asynchronous SRAMs 
Therefore, successful Burst Wr1te from the Asynchronous SRAMs. 
Again, the occurrence time of all the intermediate events that encountered during the 
diagnostic process is shown clearly for the purpose of easy tracing and explanation (e.g. 
understand why no violation for the data setup and hold constraints by knowing the 
occurrence time of the concerned events). From the diagnostic result that shown above, we 
are able to know when the cache controller should assert the BRDY# and negate the write 
enable signals for each burst data write as well as the time moment that it should change the 
address to a new one for each of the 2"^ , 3'^  and 4^ ^ burst transfer. In addition, we can know 
that one wait state is needed for each burst data write (i.e. a 3-2-2-2 burst write cycle). 
Therefore, from the view of burst write cycle, it can be concluded that the asynchronous 
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SRAM model MCM6306D-25 is acceptable to be used as the L2 cache of the 60 MHz 
Pentium processor. In chapter 6, we have already seen that this SRAM model is also 
acceptable to be used in the burst read cycle of the 60 MHz Pentium CPU. Hence, it can be 
said that this SRAM model is acceptable to be the L2 cache of the 60 MHz Pentium 
processor for the purpose of memory read/write. 
7.3 Synchronous SRAM Solution 
For the synchronous SRAM solution, as mentioned before, due to the fact that synchronous 
SRAM possesses the capability of generating subsequent burst addresses internally for the 
2"d, 3rd and 4th burst data transfers, the address bus of the CPU can be connected directly to 
the address bus of the synchronous SRAM (i.e. no need to go through the cache controller 
where there is address buffer or latcher). Therefore, it can be assumed that no delay between 
the validation of CPU's address and the SRAM,s address. 
It is interesting to find that, for the synchronous SRAM, the difference between the 
burst write cycle and burst read cycle is not so great than that for the asynchronous ones. 
Therefore, the backward and forward reasoning mechanism in the diagnosis of burst write 
cycle does not have too much difference when compared with the diagnosis of burst read 
cycle that have been discussed in chapter 6 (e.g. they have similar subgoals, reasoning rules, 
etc.). 
7.3.1 Implementation 
In our study case, the synchronous SRAM model MCM67B618A-9 will be used as the L2 
cache of the 66 MHz Pentium processor. The AC specifications of the concerned timing 
parameters are shown in Table 7.3 [15] and 7.4 [14]: 
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~ Mm Max Unit 
Clock Period (tl) Ys r ^ 
ADS# asserted from clock (t6 max.) “ ^ n s ^ 
ADS# negated from clock (t6 min.) L5 “ n s ^ 
Address becomes valid from clock (t6 max.) -- 8.0 ns 
Address remains valid from clock (t6 min.) L5 “ n s ^ 
Write Data becomes valid from clock (tl2 max.) — 9 n s ^ 
Write Data remains valid from clock (tl2 min.) 1.5 - ns 
Table 7.3: AC Specifications of 66 MHz Pentium Processor 
Min Max Unit 
Cycle Time (tKHKH) B ~ HT" 
Data In Setup Time (tDVKH) 2^ ~ ST" 
Data In Hold Time (tKHDX) o3 ~ ^ 
Address Setup Time (tAVKH) 23 ~ HT" 
Address Hold Time (tKHAX) o3 “ H7~ 
Address Status (ADSP) Setup Time (tADSVKH) ^3 “ JiT" 
Address Status (ADSP) Hold Time (tKHADSX) 0 ~ i^T" 
Table 7.4: AC Specifications of Synchronous SRAM Model MCM67B618A-9 
Similar to the previous cases, in order to conform to the definition of our time range 
representation, the Pentium processor timing parameter t6 (represents the timing of both 
ADS# and address signals) is split into two separate parameters: t6 max.，and t6 min/ (see 
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Table 7.3). The same thing happens on the timing parameter t l2 as in the asynchronous case 
discussed earlier in this chapter. As mentioned in chapter6, the output pin ADS# of the CPU 
is connected directly to the input pin ADSP of the synchronous SRAM. Therefore, we can 
assume no delay between the assertion and negation of the two signals. From Table 7.4，we 
find that some of the concerned timing parameters for the SRAM are the same as those in the 
case of burst read cycle (refer to Table 6.4). This shows that for the synchronous SRAM, the 
difference between the burst write cycle and burst read cycle is not too much. For instance, 
same as in the case of burst read cycle, the SRAM timing parameters tADSVKH, 
tKHADSX, tAVKH and tKHAX (see Table 7.4) are the timing constraints on the setup time 
and hold time of the CPU，s ADS# and address bus signals respectively. In the diagnosis for 
the synchronous case, we have to perform additional compatibility checkings for these 
timing constraints which are absent in the asynchronous case. 
Figure 7.7 is the CLIPS program code segment representing the knowledge of AC 
specifications for the Pentium 66MHz processor and the synchronous SRAM model 
MCM67B618A-9. The four events in the program code are the reference events for each of 
the four burst data write. Note that the reference events chosen for the 2"^ , 3'^  and 4^ '' burst 
data write are different from those in the asynchronous case so as to suit the target problem 
situations. However, due to similarity, all the four chosen reference events are the same as 
those in the burst read cycle for the synchronous case (Figure 6.9). Again, same as in the 
read cycle synchronous case that, practically, we do not need to perform compatibility 
checking for the timing constraint placed by the parameter tKHAX (i.e. address hold time) 
because, as the address from the CPU will remain valid throughout the first T2, the 
constraint from the parameter tKHAX is automatically satisfied. Hence, for simplicity, we 
can omit this parameter in our implementation (see Figure 7.7). 
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(deffacts CPU-66 
(parameter tl 15 undefined) 
(parameter t20 5 undefined) 
(parameter t6 1.5 8.0) 
(parameter tl2 1.5 9) 
(event Tl-start-refl 0 〇 Tl-start-refl no) 
(event lst-last_T2-end-ref2 0 0 lst-last_T2-end-ref2 no) 
(event 2nd-last:T2-end-ref3 0 0 2nd-last:T2-end-ref3 no) 
(event 3rd-last_T2-end-ref4 0 0 3rd-last~T2-end-ref4 no) 
) “ 一 
(deffacts Syn_SRAM-MCM67B618A-9 
(parameter tADSVKH 2.5 undefined) 
(parameter tKHADSX 0.5 undefined) 
(parameter tAVKH 2.5 undefined) 
(parameter tDVKH 2.5 undefined) 
(parameter tKHDX 0.5 undefined) 
) 
Figure 7.7: The CLIPS Coding of the AC Specifications 
(deffacts Cache_Controller 
(parameter lst-BRDY#-from-refl 20 20) 
(parameter 2nd-BRDY#-fr〇m-ref2 8 8) 
(parameter 3rd-BRDY#-from-ref3 8 8) 
(parameter 4th-BRDY#-from-ref4 8 8) 
) 
Figure 7.8: The CLIPS Code Representing Knowledge of Cache Controller 
Figure 7.8 is the CLIPS code implementing the knowledge of the cache controller. 
Note that the program code for this part is exactly the same as that in the burst read cycle 
synchronous case. The values of the BRDY# parameters can be controlled so as to determine 
the number of wait states for each of the burst data write. The address-length parameters that 
appear in the asynchronous case are no need in the synchronous case because, as mentioned 
before, synchronous SRAM has the capability of generating subsequent burst addresses 
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internally for the 2"^ , 3'^  and 4^ ^ burst data transfers. Again, same as in the burst read cycle 
synchronous case, the program code for the cache controller does not include any parameters 
for the ADV signal (which is used to control when the synchronous SRAM should advance 
the internal address for the next burst transfer). It is because, actually, the function of the 
ADV signal is to control the number of wait states needed for the synchronous SRAM in each 
burst data transfer. However, as the synchronous SRAM is synchronized with the CPU, both 
of them should have the same number of wait states for each burst data transfer. Therefore, 
for simplicity, the parameters for the ADV signal can be omitted because the BRDY# 
parameters can determine the number of wait states for the CPU (and hence, for the 
synchronous SRAM) in each burst data transfer. 
Figure 7.9 and 7.10 are the backward-reasoning and forward-reasoning tree diagrams 
for the diagnosis of burst write cycle using synchronous SRAM solution, 
where 
G = {Will there be successful burst read from the synchronous SRAM } 
Gi = {Will the first burst transfer be successful } 
G2 = {Will the second burst transfer be successful } 
G3 = {Will the third burst transfer be successful } 
G4 = {Will the fourth burst transfer be successful } 
Gi,i = {Will ADSP satisfy the constraints placed by the SRAM } 
G1,2 = {Will SRAM，s address valid duration satisfy the constraints placed by the SRAM } 
G13 = {Will ist burst data satisfy the constraints placed by the CPU } 
G2,1 = {Will 2"d burst data satisfy the constraints placed by the CPU } 
G3,1 = {Will 3rd burst data satisfy the constraints placed by the CPU } 
G4,1 = {Will 4th burst data satisfy the constraints placed by the CPU } 
Gi,i,i = {When will ADS# be asserted (by CPU) } 
Gi，i，2 = {When will the end ofTl occurs } 
G1,1,3 = {When will ADS# be negated (by CPU) } 
G1,2,1 = {When will the address from CPU becomes valid } 
Gi，3’i = {When will the ”( burst data (from CPU) becomes valid } 
Gi,3,2 = {When will the end of last T2 occurs } 
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Gi,3,3 = {When will the V^  burst data (from CPU) becomes invalid } 
G2,1,1 = {When will the 2"^  burst data (from CPU) becomes valid } 
G2,1,2 = {When will the end of last T2 occurs } 
G2,1,3 = {When will the 2"^  burst data (from CPU) becomes invalid } 
G3,1,1 = {When will the 3'^  burst data (from CPU) becomes valid } 
G31,2 = {When will the end of last T2 occurs } 
G3,i,3 = {When will the 3^ ^ burst data (from CPU) becomes invalid } 
G4,1,1 = {When will the 4^ ^ burst data (from CPU) becomes valid } 
G4,i，2 = {When will the end of last T2 occurs } 
G4,1,3 = {When will the 4'^  burst data (from CPU) becomes invalid } 
Gi，3,2,i = {When will 1'^  BRDY# be asserted (by cache controller) } 
G2,1,2,1 = {When will 2"^  BRDY# be asserted (by cache controller) } 
G3,1,2,1 = {When will 3'^  BRDY# be asserted (by cache controller) } 
G4,1,2,1 = {When will 4''' BRDY# be asserted (by cache controller) } 
As mentioned before, for the synchronous SRAM, the difference between the burst 
write cycle and burst read cycle is not so great than that for the asynchronous ones. 
Therefore, the backward and forward reasoning mechanism in the diagnosis of burst write 
cycle does not have too much difference when compared with the diagnosis of burst read 
cycle that have been discussed in chapter 6 (e.g. they have similar subgoals and reasoning 
rules). Hence, their reasoning trees are quite similar (e.g. same shape, similar subgoals and 
timing parameters). 
Figure 7.11 is an example CLIPS program code segment of an expert's heuristic rule 
(Gi3 G131,G132,G133) which is related to the compatibility checkings on the data setup and 
hold constraints for the first burst transfer. This rule is very similar to a corresponding rule in 
the burst read cycle synchronous case which is also related to the same compatibility 
checkings. Their difference only exists in the concerned timing parameters (which place the 
constraints). Actually, in the case of synchronous SRAM solution, for each expert's heuristic 
rule in the burst write cycle case, we can find a corresponding rule in the burst read cycle 
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case which is very similar or even the same. This again shows that the difference between 
their diagnosis is not so great (or even can say similar). 
G ^^^^^^r^ 
^ K \ \ � �' � � � � � . 
Gi，i Gi2 Gi，3 G21 
M4 , 
Gi，i，l Gi,i,2 Gi,i,3 Gi,2,i Gi，3，2 G2,l,2 
Gl，3’2’l G 2 , l , 2 , l 
Figure 7.9: Backward-Reasoning Tree Diagram 
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G l , l Ql,2 Ql,3 Q2,l Q 3 , l Q 4 , l 
/ 1DVKH & t K H D � t D V K H & tKHDX tDVKH & tKHDX |tDVKH & tKHDX 
tADSVKH tAVKt: ^ ^ ^ ~ ^ , \ ^ ~ ~ p ^ , \  
and 丨 \ “ Gi，3,i G1,3,3 G2,1,1 G2,1,3 G3,1,1 G3,1,3 G4,1,1 G4,1,3 
tKHADSX / \ I 
I \ \ \ \ tl2 tl2 tl2 tl2 / t l2 
/ v v T K 中 [ / 一 1 ^ _ r 
Gi,i,i G1,1,2 Gi,i，3 G1,2,1 G1,3,2 G2,1,2 G3,1,2 G4,1,2 
t6““ tl t6 t6 t20 t20 t2( t2( 
(max) I (min) H^ | G �丫 G � | Go 丫 
Gl,3,2,l G2,l,2,l G3,i,2,l G4,l,2,l 
Go Go Go Go 
cache cache cache cache 
controller |controllei |controllej |controlle:-
Go Go Go Go 
Figure 7.10: Forward-Reasoning Tree Diagram 
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; ; ; ; G 1 3 -> G131, G132, G133 
(defrule rexpert-3 
?x <- (not-divided problem lst-burst_data-satisfy-
constraints) 
=> 
(assert (not-divided event l s t - b u r s t _ d a t a - v a l i d ) ) 
(assert (not-divided event l s t - l a s t _ T 2 - e n d ) ) 
(assert (not-divided event l s t - b u r s t _ d a t a - i n v a l i d ) ) 
(assert (not-solved parameter t D V K H ) ) 
(assert (not-solved parameter t K H D X ) ) 
(retract ?x) 
(assert (not-solved problem lst-burst_data-satisfy-
c o n s t r a i n t s ) ) 
(assert (not-solved constraint-compatibility lst-burst_data-
valid tDVKH lst-last_T2-end tKHDX Ist-burst—data-invalld)) 
) — ~ 
Figure 7.11: An Example CLIPS Coding of an Expert's Heuristic Rule 
The reasoning control rules, for example, the rules performing constraint propagation 
and satisfaction, are similar to those in all the previous problem cases (no matter 
synchronous or asynchronous cases). 
7.3.2 Implementation Results 
After running our new system for the study case, the following diagnostic result is obtained: 
CLIPS> (run) 
The event lst-BRDY#-asserted will occur at [ 20 20 ] 
w . r . t . the event Tl-start-refl. 
No wait state is needed. 
The event lst-last_T2-end will occur at [ 30 30 ] 
w . r . t . the event Tl-start-refl. 
The event lst-burst_data-invalid will occur at [ 31.5 39 ] 
w . r . t . the event Tl-start-refl. 
The event Tl-end will occur at [ 15 15 ] 
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w . r . t . the event Tl-start-refl. 
The event lst-burst_data-valid will occur at [ 16.5 24 ] 
w . r . t . the event Tl-start-refl. 
The event cpu_address-valid will occur at [ 1.5 8.0 ] 
w . r . t . the event Tl-start-refl. 
The event ADS#-negated will occur at [ 16.5 undefined ] 
w . r . t . the event Tl-start-refl. 
The event ADS#-asserted will occur at [ 0 8.0 ] 
w . r . t . the event Tl-start-refl. 
Successful 1st Burst Write from the Synchronous SRAMs 
The event 2nd-burst_data-valid will occur at [ 1.5 9 ] 
w . r . t . the event lst-last_T2-end-ref2. 
The event 2nd-BRDY#—asserted will occur at [ 8 8 ] 
w . r . t . the event lst-last_T2-end-ref2. 
No wait state is needed. 
The event 2nd-last_T2-end will occur at [ 15 15 ] 
w . r . t . the event lst-last_T2-end-ref2. 
The event 2nd-burst_data-invalid will occur at [ 16.5 24 ] 
w . r . t . the event lst-last_T2-end-ref2. 
Successful 2nd Burst Write from the Synchronous SRAMs 
The event 3rd-burst_data-valid will occur at [ 1.5 9 ] 
w . r . t . the event 2nd-last_T2-end-ref3. 
The event 3rd-BRDY#-asserted will occur at [ 8 8 ] 
w . r . t . the event 2nd-last_T2-end-ref3. 
No wait state is needed. 
The event 3rd-last_T2-end will occur at [ 15 15 ] 
w . r . t . the event 2nd-last_T2-end-ref3. 
The event 3rd-burst_data-invalid will occur at [ 16.5 2 4 ] 
w . r . t . the event 2nd-last_T2-end-ref3. 
Successful 3rd Burst Write from the Synchronous SRAMs 
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The e v e n t 4 t h - b u r s t _ d a t a - v a l i d w i l l occur at [ 1.5 9 ] 
w . r . t . the e v e n t 3 r d - l a s t _ T 2 - e n d - r e f 4 . 
The e v e n t 4 t h - B R D Y # - a s s e r t e d w i l l occur at [ 8 8 ] 
w . r . t . the e v e n t 3 r d - l a s t _ T 2 - e n d - r e f 4 . 
No w a i t state is n e e d e d . 
The e v e n t 4 t h - l a s t _ T 2 - e n d w i l l occur at [ 15 15 ] 
w . r . t . the e v e n t 3 r d - l a s t _ T 2 - e n d - r e f 4 . 
The e v e n t 4 t h - b u r s t _ d a t a - i n v a l i d w i l l occur at [ 16.5 
u n d e f i n e d ] 
w . r . t . the e v e n t 3 r d - l a s t _ T 2 - e n d - r e f 4 . 
S u c c e s s f u l 4th Burst W r i t e from the S y n c h r o n o u s SRAMs 
T h e r e f o r e , s u c c e s s f u l Burst Write from the S y n c h r o n o u s S R A M s . 
Like the previous three cases, the occurrence time of all the intermediate events that 
encountered during the diagnostic process is shown clearly for the purpose of easy tracing 
and explanation (e.g. understand why no violation for the data setup and hold constraints by 
knowing the occurrence time of the concerned events). From the above result, we are able to 
know when the cache controller should assert the four BRDY# signals for each burst data 
write. Also, we can know that no wait state is needed for each burst data write (i.e. a2-l-l-l 
burst write cycle). Therefore, from the view of burst write cycle, it can be concluded that the 
synchronous SRAM model MCM67B618A-9 is suitable to be used as the L2 cache of the 66 
MHz Pentium processor. In chapter 6，we have already seen that this SRAM model is also 
suitable to be used in the burst read cycle of the 66 MHz Pentium CPU. Hence, it can be said 
that this SRAM model is suitable to be the L2 cache of the 66 MHz Pentium processor for 
the purpose of memory read/write. 
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7.4 Conclusion 
In this chapter, we have discussed in detail the diagnosis ofburstwrite cycle for the interface 
problem between the Pentium Processor (CPU) and the L2 cache (SRAM). Both kinds of 
solutions, Asynchronous SRAM solution and Synchronous SRAM solution, have been 
included in our discussion. For the asynchronous SRAM solution, we have shown some of 
the major differences in the diagnosis of burst write cycle compared with the previous work 
in the diagnosis of those read cycles (burst and single transfer). For example, the differences 
in the knowledge needed such as the rules for the diagnostic reasoning mechanism (i.e. 
backward and forward reasoning), the facts for the hardware components (CPU, SRAM, 
cache controller), and so on. For the synchronous SRAM solution, we have shown how the 
diagnosis of burst write cycle is similar to the diagnosis of burst read cycle when 
synchronous SRAM is used (i.e. the similarities in the facts, rules, etc.). 
Moreover, as in chapter 6，we have shown (through the diagnostic results) some of the 
new characteristics, or capabilities, of our new knowledge-based system which are absent in 
the existing system. Some of these characteristics are for the purpose of fitting our new 
problem domain while some of them contribute to the enhancement on the diagnostic 
capability of the existing system. 
Furthermore, from the discussions of the burst write cycle diagnosis in this chapter as 
well as the burst read cycle diagnosis in the last chapter, we have concluded that, for the 
purpose of memory read/write, the two SRAM models in our study cases, namely, the 
asynchronous SRAM model MCM6306D-25 and the synchronous SRAM model 





8.1 Summary of Achievements 
In the aspects of microprocessor system diagnosis, temporal reasoning of a sequence of 
causally-related events which occur at imprecisely known time instants is an important issue. 
By combining the conventional change-based [7] and time-based [8] approaches of temporal 
logic, the concept of time range has been proposed [4, 5] to capture the important notion of 
timing imprecision in event occurrence. In addition, various techniques for time referencing, 
the time range constraint satisfaction and propagation have also been developed. 
However, there is a shortcoming for the knowledge representation scheme, that is, the 
time range approach. The possibility measure which is embedded implicitly within a time 
range is not quantified. In order to overcome this limitation, another knowledge 
representation scheme, the fuzzy time point model (ftp), was proposed [1]. This scheme 
explicitly quantify the possibility measurement within the time ranges. Hence, this 
possibility model contributes enhancement on the diagnostic capability of the existing time 
range approach for temporal reasoning. 
This thesis investigates the possibility of developing enhancements or extensions on 
one of the above two knowledge representation schemes, the time range approach, as well as 
applying the existing time range approach to the new problem (i.e. the burst read/write 
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cycles) that exists in our new domain (i.e. the Pentium Processor). In addition, new 
characteristics, or capabilities, for our new knowledge-based system have been developed so 
as to fit our new problem domain and enhance the diagnostic capability of the existing 
system. The work will be summarized in the following paragraphs. 
Firstly, we have proposed and discussed an enhancement on the existing time range 
approach [4, 5]. As discussed before in chapter 3, the central idea of the diagnostic method in 
the existing system is to perform constraint propagation and satisfaction on the time range 
representation (with constant minimum and maximum values) of the timing parameters. 
However, for some microprocessors (e.g. IntePs 8086/8088 Family), the 
minimum/maximum value of a timing parameter may not be a constant but instead, may 
depend on another timing parameter [6]. For convenience, let's call this kind of timing 
parameter as dependent timing parameter，(dtp). In the case where dtp exists, it implies 
there are two levels of uncertainty. The first level is, as the occurrence time (a time point) of 
an event is uncertain, a time range with a minimum and a maximum value is used to 
represent the uncertainty. But now, even the minimum/maximum value itself is not certain 
(not a constant value), which leads to a second level of uncertainty. As the current time range 
approach is only able to capture the first level of uncertainty, it becomes unable to handle the 
situation thoroughly when dtp exists. In order to overcome this shortcoming, an enhanced 
time range approach called Segmented time range approach” is proposed. The basis of the 
approach is to divide a time range into segments so as to capture both levels of uncertainty 
resulted from dtp. This new approach modifies the knowledge (i.e. time range) 
representation and the diagnostic techniques (i.e. constraint propagation and constraint 
satisfaction) of the existing time range approach. It has been shown that, with these 
modifications, there is an enhancement on the diagnostic capability in handling situations 
with two levels of uncertainty which is resulted from the dtp that exists in some 
microprocessors. 
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Moreover, we have applied the existing time range approach to a new problem area as a 
study. Recall that previous study in the diagnosis of microprocessor systems mainly concem 
with simple single transfer read/write cycles. However, in modem microprocessors such as 
486, Power PC and Pentium [13], there exists a new type of bus cycle called burst cycle 
which does not appear in older microprocessors such as MC68000 and 8086/8088 family. 
Simply speaking, a burst transfer bus cycle can be viewed as a bus cycle with four successive 
data transfer. As the diagnosis of this new type of bus cycle is quite different from the 
diagnosis of single transfer cycles that we have studied before, it is worth to apply the 
previously developed time range approach (discussed in chapter 3) in this new and modem 
problem as a study. Therefore, the Pentium-SRAM interface is chosen as our new problem 
domain. 
We choose to adopt the previously developed time range approach in the new domain 
rather than applying other theories or logics. The reason is that those theories or logics are 
too general which are not very suitable to be applied to our domain, which is a very practical 
domain. For instance, a very important issue in our domain, that is, the imprecise occurrence 
time of events, cannot be handled by those theories or logics. 
For the new problem domain, we have discussed both the diagnosis of burst read cycle 
and burst write cycle. Also, in the study of each type of bus cycle, both kinds of SRAM 
solutions for the Pentium's L2 cache, namely, Asynchronous SRAM solution and 
Synchronous SRAM (or called BurstRAM by Motorola) solution have been discussed in 
detail. We have shown some of the major differences or similarities among the diagnosis of 
different bus cycles (burst read or burst write cycle) using different solutions (asynchronous 
or synchronous solution) as well as the comparisons with the previous work in the single 
transfer read cycle. For instance, the differences or similarities in the knowledge needed such 
as the rules for the diagnostic reasoning mechanism (i.e. backward and forward reasoning), 
the facts for the hardware components (CPU, SRAM, cache controller), and so on. Besides, 
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through the discussions of both the burst read and burst write cycles diagnosis, we can 
conclude whether an SRAM model (no matter asynchronous or synchronous) is qualified to 
be the L2 cache of the microprocessor in concern for the purpose of memory read/write. 
We have also shown some of the new characteristics, or capabilities, of our new 
knowledge-based system which are absent in the existing system. Some of these 
characteristics are for the purpose of fitting our new problem domain (e.g. report error when 
more than one wait state is needed in a burst transfer) while some of them contribute to the 
enhancement in the diagnostic capability of the existing system (e.g. the enhancement in the 
explanation capability). 
8.2 Future Development 
At the moment, our diagnostic system uses the CLIPS expert system shell as the 
implementation tool. Hence, its interface is based on the CLIPS X-windows interface. One 
of the biggest disadvantages is that the interface is not user-friendly enough (e.g. can only 
display text). However, being an expert and tutoring system, a good and user-friendly 
interface is a very important issue. For example, a good user interface would be very 
beneficial in giving explanations about the reasoning process. Effort has been made to 
improve the interface of our system by adopting another implementation tool called JESS 
(Java Expert System Shell), which is a clone of the CLIPS expert system shell written 
entirely in Java. Although this new implementation tool can provide a much more user-
friendly interface, we have forced to give up the usage of this tool. It is because, we found 
that its pattern of rule-firing sequence is very different from that of the normal CLIPS expert 
system shell and we encountered great difficulties in tracing the running of the system. 
Future work will consider the use of a powerful language, Java, to provide a much better 
user interface. A suggestion is to capture the diagnostic results from the CLIPS expert 
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system shell and then display the resulting timing diagram using Java. With a graphical 
output, our diagnostic system can give the user a much clearer picture of the diagnostic result 
than byjust using text. 
Our diagnostic system has made improvement on the explanation capability over the 
old system. For example, by displaying the occurrence time of all the intermediate events 
that encountered during the diagnostic process. However, the work done so far is still not 
enough. It is because, being a good expert and tutoring system, it should be able to accept 
and explain clearly to user those questions like 'why' and 'how' the diagnostic results can be 
obtained in an on-line or real-time manner. It is one of the next major directions of our future 
work. 
As the temporal representation schemes as well as the reasoning mechanisms 
developed form a domain independent toolbox for temporal constraint reasoning, this 
toolbox is applicable to any domains which require temporal constraint reasoning. Hence, 
another possible steps of our future development is to apply the existing two representation 
schemes and reasoning mechanisms to other new problem areas. In the domain of 
microprocessor system diagnosis, an interesting new area is the diagnosis of another new 
kind of bus cycle which exists only in those modern microprocessor systems (such as the 
Pentium Processor). This type of new bus cycle is called the pipelined bus cycle [13]. During 
a pipelined bus cycle, a device (which has to support bus cycle pipelining) decodes the 
address and latches the result, along with the transfer type. The device then requests the next 
bus cycle be sent over the buses (by asserting NA# in the case ofPentium Processor) prior to 
the current cycle ending. The results of the first access are latched and sent back to the 
processor over the data bus while at the same time, the next access starts without having to 
wait for the current transfer to end. Hence, these back-to-back pipelined bus cycles can 
provide the highest bandwidth (transfer rate) bus transfers. Therefore, this new type of bus 
cycle is worth to become our next future problem area. Besides the domain of 
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microprocessor system diagnosis, other example domains that require temporal constraint 
reasoning include discrete event system design, project planning, manufacturing scheduling, 
and so on. In short, the same toolbox is applicable to those domains that are related to 
timing, planning or scheduling (i.e. related to temporal reasoning). 
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Appendix 
Some Characteristics of Our New System 
This appendix will show two of the diagnostic capabilities of our new systems that have been 
mentioned in chapter 5. In each case, sample output will be provided. 
A SRAM model will not be qualified as a suitable L2 cache for the processor in concem 
if more than one wait state is needed. Therefore, during the diagnosis, if more than one wait 
state is required in any burst data transfer, the system will report immediately that the SRAM 
is not suitable to be used instead of keeping the insertion of more and more wait states as in 
our existing system. The following is a sample output showing this diagnostic capability of 
our new system: 
CLIPS> (run) 
The event cpu_address-valid will occur at [ 1.5 9.0 ] 
w.r.t. the event Tl-start. 
The event lst-ram_address-valid will occur at [ 6.5 19.0 ] 
w.r.t. the event Tl-start. 
The event Ist-ram—address-invalid will occur at [ 4 9.0 4 9.0 ] 
w.r.t. the event Tl-start. 
The event lst-burst_data-invalid will occur at [ 53.0 74.0 ] 
w.r.t. the event Tl-start. 
The event lst-BRDY#-asserted will occur at [ 50 50 ] 
w.r.t. the event Tl-start. 
More than one wait state is needed and so the Asynchronous SRAM is 
not suitable (too slow) to be used. 
The event lst-burst_data-valid will occur at [ 10.5 44.0 ] 
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w.r.t. the event Tl-start. 
Same as in the existing system, if constraint violation is found to occur during the 
diagnosis, our new system is able to report clearly which constraint(s) has been violated. The 
ability of locating the source of error is a very important characteristic in any diagnostic 
systems. The following is a sample output showing this diagnostic capability of our new 
system: 
CLIPS> (run) 
The event lst-BRDY#-asserted will occur at [ 20 20 ] 
w.r.t. the event Tl-start-refl. 
No wait state is needed. 
The event lst-last_T2-end will occur at [ 30 30 ] 
w.r.t. the event Tl-start-refl. 
The event Ist-burst—data-invalid will occur at [ 33 39 ] 
w.r.t. the event Tl-start-refl. 
The event Tl-end will occur at [ 15 15 ] 
w.r.t. the event Tl-start-refl. 
The event lst-burst_data-valid will occur at [ 18 24 ] 
w.r.t. the event Tl-start-refl. 
Violation of data setup constraint for the 
1st burst read. 
Therefore, unsuccessful Burst Read from the Synchronous SRAMs 
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